* Adding new shift operation benchmarks to test the design

* Removing old benchmarks for shift operation * Regenerating expectation results
verilog-to-routing · Sep 24, 2020 · 78fcb4d · 78fcb4d
1 parent b9e0e9f
commit 78fcb4d
Show file tree

Hide file tree

Showing 281 changed files with 14,679 additions and 274,957 deletions.
diff --git a/ODIN_II/regression_test/benchmark/task/full/simulation_result.json b/ODIN_II/regression_test/benchmark/task/full/simulation_result.json
@@ -433,16 +433,16 @@
         "Latch Drivers": 1,
         "Pi": 35,
         "Po": 356,
-        "logic element": 184389,
+        "logic element": 184329,
         "latch": 56235,
         "Adder": 24448,
         "Multiplier": 27,
         "Memory": 348,
         "generic logic size": 4,
         "Longest Path": 25520,
         "Average Path": 5,
-        "Estimated LUTs": 194394,
-        "Total Node": 265448
+        "Estimated LUTs": 194334,
+        "Total Node": 265388
     },
     "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
         "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",

diff --git a/ODIN_II/regression_test/benchmark/task/full/synthesis_result.json b/ODIN_II/regression_test/benchmark/task/full/synthesis_result.json
@@ -467,16 +467,16 @@
         "Latch Drivers": 1,
         "Pi": 35,
         "Po": 356,
-        "logic element": 184033,
+        "logic element": 183973,
         "latch": 56235,
         "Adder": 24448,
         "Multiplier": 27,
         "Memory": 348,
         "generic logic size": 4,
         "Longest Path": 25824,
         "Average Path": 4,
-        "Estimated LUTs": 194038,
-        "Total Node": 265092
+        "Estimated LUTs": 193978,
+        "Total Node": 265032
     },
     "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
         "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",

diff --git a/ODIN_II/regression_test/benchmark/task/large/synthesis_result.json b/ODIN_II/regression_test/benchmark/task/large/synthesis_result.json
@@ -502,16 +502,16 @@
         "Latch Drivers": 1,
         "Pi": 35,
         "Po": 33,
-        "logic element": 184013,
+        "logic element": 183953,
         "latch": 56231,
         "Adder": 24446,
         "Multiplier": 27,
         "Memory": 348,
         "generic logic size": 4,
         "Longest Path": 25824,
         "Average Path": 4,
-        "Estimated LUTs": 194018,
-        "Total Node": 265066
+        "Estimated LUTs": 193958,
+        "Total Node": 265006
     },
     "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
         "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",