Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

read_blif() does not complain on garbage lines in blif files #26

Closed
kmurray opened this issue Jun 26, 2015 · 2 comments
Closed

read_blif() does not complain on garbage lines in blif files #26

kmurray opened this issue Jun 26, 2015 · 2 comments
Assignees
Labels
enhancement Feature enhancement VPR VPR FPGA Placement & Routing Tool

Comments

@kmurray
Copy link
Contributor

kmurray commented Jun 26, 2015

Originally reported on Google Code with ID 33

Attached is a blif file with a garbage line in Ln 3, but the program does not complain
about it. (Apparently does not affect how it works)

Reported by thienyuguang on 2012-06-04 22:43:01


- _Attachment: [or1200.latren.blif](https://storage.googleapis.com/google-code-attachments/vtr-verilog-to-routing/issue-33/comment-0/or1200.latren.blif)_
@kmurray
Copy link
Contributor Author

kmurray commented Jun 26, 2015

Jason,

Sorry. It was a mistake making myself the owner. 
I hereby send it over to you.

Thanks.


Thien

Reported by thienyuguang on 2012-06-05 21:54:36

@kmurray kmurray self-assigned this Jun 26, 2015
@kmurray kmurray added bug Incorrect behaviour VPR VPR FPGA Placement & Routing Tool enhancement Feature enhancement and removed Type-Defect bug Incorrect behaviour labels Sep 15, 2016
@kmurray
Copy link
Contributor Author

kmurray commented Nov 4, 2016

Fixed in 2d4c0b3

Now produces the following message:

Error 1: 
Type: Blif file
File: or1200.latren.blif
Line: 3
Message: Error in blif file near 'crazyluine': syntax error, unexpected STRING

@kmurray kmurray closed this as completed Nov 4, 2016
elms pushed a commit to elms/vtr-verilog-to-routing that referenced this issue Mar 13, 2019
genhlc: fix pin checking after sync to upstream
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement Feature enhancement VPR VPR FPGA Placement & Routing Tool
Projects
None yet
Development

No branches or pull requests

1 participant