Skip to content
View vinimyls's full-sized avatar

Block or report vinimyls

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
vinimyls/README.md




Hi, I am Vini! 👋

Electronic Engineer with specialization in Software Engineer

  • 9+ years of experience with software development for 8/16/32-bit MCUs;
  • 10+ years of study in electronics.
  • Experience in PCB design.
  • Expertise in FPGA and ASIC digital design using VHDL and Verilog;
  • Teamwork skills;
  • Knowledge of Agile and Waterfall approaches.

Qualifications - Knowledge and hands-on experience:

  • Knowledge of commonly used interfaces (e.g., PCIe, UART, I2C, USB, SPI)
  • Serial communication protocols: RS485, RS232;
  • Product development life-cycle and formal software development process in V-Model;
  • Hardware description language (VHDL and Verilog) for FPGA.

Knowledge and proficiency with software tools:

  • C, C ++ for MCUs
  • QuartusII
  • ModelSim

Languages

  • Portuguese – Native
  • English – B2 (McGraw Hill certificate)
  • German – A1 (McGraw Hill certificate)

inspired by Thamiris A. Vicente


Pinned Loading

  1. CurriculumVitae.gif CurriculumVitae.gif
  2. SocialNetworks.gif SocialNetworks.gif