verilog实现数字钟: 板子：Diligent-Basys2 基本功能: 1.显示时，分（数码管），秒（LED）; 2.小时为24进制，分秒为同步60进制 3.能调整小时，分钟时间 扩展功能： 1.任意时刻闹钟 2.小时为12/24进制可切换； 3.报整点数（几点钟LED闪烁）
-
Notifications
You must be signed in to change notification settings - Fork 0
wangda1/FPGA-DiClock
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
verilog实现数字钟
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published