Skip to content
@warclab

Warwick Adaptive and Reconfigurable Computing Lab

Popular repositories Loading

  1. dyract dyract Public

    DyRACT Open Source Repository

    Verilog 16 4

  2. idea idea Public

    iDEA FPGA Soft Processor

    Verilog 14 6

  3. zycap zycap Public

    Zynq PR Management

    VHDL 11 11

  4. prcontrol prcontrol Public

    Partial Reconfiguration Controller for Xilinx FPGAs

    Verilog 9 9

  5. xilinx-userspace-dma xilinx-userspace-dma Public

    Forked version of xilinx_dma driver that support kernel v4.19

    C 3

  6. ieee-template ieee-template Public template

    LaTeX Template for IEEE Transactions Format

    TeX 1

Repositories

Showing 10 of 12 repositories
  • edalize Public Forked from olofk/edalize

    An abstraction library for interfacing EDA tools

    warclab/edalize’s past year of commit activity
    Python 0 BSD-2-Clause 185 0 0 Updated Sep 15, 2021
  • fusesoc Public Forked from olofk/fusesoc

    Package manager and build abstraction tool for FPGA/ASIC development

    warclab/fusesoc’s past year of commit activity
    Python 1 BSD-2-Clause 242 0 0 Updated Sep 15, 2021
  • warc-cores Public

    FuseSoC cores

    warclab/warc-cores’s past year of commit activity
    0 0 0 0 Updated Sep 7, 2021
  • hls-examples Public

    WARC lab HLS examples

    warclab/hls-examples’s past year of commit activity
    C++ 1 0 0 0 Updated May 16, 2021
  • xilinx-userspace-dma Public

    Forked version of xilinx_dma driver that support kernel v4.19

    warclab/xilinx-userspace-dma’s past year of commit activity
    C 3 MIT 0 0 0 Updated Apr 13, 2021
  • ieee-template Public template

    LaTeX Template for IEEE Transactions Format

    warclab/ieee-template’s past year of commit activity
    TeX 1 MIT 0 0 0 Updated Aug 17, 2020
  • idea Public

    iDEA FPGA Soft Processor

    warclab/idea’s past year of commit activity
    Verilog 14 6 2 0 Updated Jun 9, 2016
  • dyract Public

    DyRACT Open Source Repository

    warclab/dyract’s past year of commit activity
    Verilog 16 4 1 0 Updated May 4, 2016
  • zycap Public

    Zynq PR Management

    warclab/zycap’s past year of commit activity
    VHDL 11 11 1 0 Updated Apr 20, 2016
  • bib Public
    warclab/bib’s past year of commit activity
    TeX 0 0 0 0 Updated Nov 17, 2014

Top languages

Loading…

Most used topics

Loading…