Skip to content
View xiaoerlang0359's full-sized avatar
Block or Report

Block or report xiaoerlang0359

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. E203plus E203plus Public

    upgrade to e203 (a risc-v core)

    Verilog 34 12

  2. FPGA-for-svpwm FPGA-for-svpwm Public

    用fpga实现直流电机或永磁同步伺服电机的电流环控制

    Verilog 18 9

  3. MC100 MC100 Public

    motor control SoC(arm, current control IP, Industrial Ethernet IP)

    VHDL 4 5

  4. RTL_SVPWM RTL_SVPWM Public

    rtl module for PMSM svpwm

    4 4

  5. HiCore_a_riscv32_core HiCore_a_riscv32_core Public

    riscv32, I ISA, m mode, Precise Exception

    C 2 1

  6. PCIE_EP PCIE_EP Public

    Verilog 1 3