Author: Šimon Stupinský, xstupi00@stud.fit.vutbr.cz

Course: Digital System Design
Project: Finite State Machine
Inpute and outpute signals:
Inpute signal: KEY, CNT_OF

Moore's outputs: FSM_CNT_CE, FSM_MX_MEM, FSM_MX_LCD

Mealy's outputs: FSM_LCD_WR, FSM_LCD_CLR **Codes:** code1 = **986297109**, code2 = **9301359922**

