

- VHDL 时序模型
  - 信号分配和相关延迟类型
  - 。 VHDL 中的讲程
  - o MUX 的时序分析
  - o MUX 的门级实现
  - 。 模拟 MUX
  - o MUX 中的故障
  - 概括

# VHDL 时序模型

本节的学习目标是:

- 理解事件驱动模拟的概念;
- 熟悉与信号分配相关的不同延迟类型;
- 了解增量延迟如何确保一致的模拟结果;
- 了解仿真周期在 HDL 仿真器中的工作原理;
- 通过一个简单的例子来理解故障是如何发生的。

# 信号分配和相关延迟类型

如示例任务 2.4A 中所述,信号分配是并发的,并且每个信号分配都有延迟。这是一个需要彻底理解的主题,才能在任何 HDL(VHDL 或 Verilog)中进行任何类型的工作,并且是本节的主题。

### 信号分配触发器

考虑任务 2.4A 中描述的 NAND 门的一部分,没有显式延迟:

```
q_prim <= a AND b;
q <= NOT q_prim;</pre>
```

赋值运算符右侧的信号是输入。因此,对于每个分配,右侧的信号会持续受到任何变化的监控。信号值的变化称为事件。分配中输入的事件将导致输出被评估;如果新值与旧值不同,根据分配的类型,输出信号可能会在将来的某个时间更新。为什么说可能会更新,而不是一直更新呢?这取决于信号分配的类型和脉冲的精确持续时间,如下一节所示。

This monitoring of input signals takes place separately for each signal assignment. Thus each signal assignment is concurrent. If the signal being assigned is an input in another assignment, i.e., it appears on the right-hand side of some other assignment, that line of code will in turn be evaluated. For example, if the value of q\_prim changes, it will trigger the evaluation of the second statement where it is an input. This type of simulation, where value changes in signals trigger execution of assignment statements where those signal are inputs, is known as an event-driven simulation <sup>[7]</sup>. Changes in signals ripple through the code, similar to how boolean value changes at the output of logic gates will ripple through a physical circuit.

- A signal value change is known as an event. An event is simply a transition from one value to another. This could be a '0'->'1' or '1'->'0' transition, but could also include transitions between other values that may be allowed, such as 'Z' (high impedance state) ->'1'.
- In all single line signal assignments, the inputs are whatever signals appear on the right-hand side of the assignment operator, and an event on any input signal value triggers execution of the assignment. If the new output value is different from the old, depending on the type of assignment, a change may be scheduled for the output signal to take place some time in the future.

## **Signal Assignment Delays**

Consider the following code fragment:

q prim <= a AND b AFTER 5 ns;

Clearly this means that whenever an event occurs on a or b, q\_prim is to be updated with the new value after a delay of 5 ns in simulator time. However, even if there was no explicit delay as, for example, in the following code fragment, a signal assignment still incurs a delay.

Thus any signal assignment in VHDL is actually a scheduling for a value to be placed on that signal, some time in the future. This scheduling of a future value is referred to as a signal transaction (an event occurs only if the new value is different from the old value). The rules governing that depends on how the signal assignment delay is specified. The delay can be one of three types:


- Transport prescribes propagation delay only;
- Inertial prescribes propagation delay and minimum input pulse width;
- Delta the default if no delay time is explicitly specified.

#### **Transport Delay**

Transport delay is the simplest, any change in an input signal value will cause the assignment to be evaluated, and a transaction will be scheduled on the output signal after the specified propagation delay. Consider the following fragment of code:

```
output <= TRANSPORT NOT input AFTER 10 ns;
```

Here, output will be an inverted copy of input delayed by the 10 ns propagation delay (Fig. 3.1).




Signal assignment with transport delay (adapted from slide in Module 10 - VHDL Basics, Archives of the DARPA/Tri-Services RASSP Program output) [1].

### **Inertial Delay**

An inertial delay specification includes not just a signal propagation delay specification, but also a pulse width specification where input pulses that are shorter than this width are suppressed. Consider the following line:


```
output <= REJECT 5 ns INERTIAL NOT input AFTER 10 ns;
```

Here, output will be an inverted copy of input delayed by the 10 ns propagation delay, but any pulses that are 5 ns long or of shorter duration will be suppressed! This is illustrated in Fig. 3.2.



Signal assignment with inertial delay and a minimum pulse width specification using reject (adapted from slide in Module 10 - VHDL Basics, Archives of the DARPA/Tri-Services RASSP Program output)  $[\![\bot]\!]$ .


The keyword REJECT is optional; if a minimum input pulse width is not specified explicitly, the pulse width is assumed to be the same as the propagation delay. Further, the default delay type in VHDL is inertial, so if the input pulse width is the same as the propagation delay, the word INERTIAL can also be left out! The waveform for the following assignment is illustrated in Fig. 3.3.



Signal assignment with inertial delay where the delay and minimum pulse width for suppression are the same (adapted from slide in Module 10 - VHDL Basics, Archives of the DARPA/Tri-Services RASSP Program output) [1].

• Why is inertial delay the default type, and indeed why is it even useful? Well, it mimics how hardware would behave. Any logic gate is made up of transistors, and a transistor always has a minimum response time, i.e., a minimum propagation delay. This means that for any transition of the input waveform (connected for example to the gate of a MOSFET), the output waveform (for example at the drain of the MOSFET) takes some non-zero time to update, depending typically on how long it takes for the MOSFET to turn on. If the input should make a second transition before the MOSFET has had time to turn on, it will remain off and the output will not change, though depending on the duration of the input pulse, the output may show a momentary dip (or rise) from the quiescent voltage of VDD (or ground). So long as this deviation is within the noise margin of the circuit, the digital value will remain unchanged at '1' or '0'.

Finally, let's look at an example where gates are modelled with an inertial delay broadly representative of the gate delay. Assume we have to model the circuit of Fig. 3.4.




Combinational logic circuit.

This circuit can be modelled by the following code:

```
ENTITY logic_a IS
PORT (
    x:IN BIT; -- input
    c:OUT BIT -- output
);
END logic_a;

ARCHITECTURE dataflow OF logic_a IS
    SIGNAL a, b: BIT;
BEGIN
    a <= NOT x AFTER 50 ps; -- INVERTER process
    b <= a NAND '1' AFTER 70 ps; -- NAND process
    c <= a AND b AFTER 60 ps; -- AND process
END dataflow;</pre>
```

The waveforms at circuit nodes corresponding to x being quiescent for a long while and making a transition at 0 ps is given in Fig.3.5.



Waveforms at nodes for circuit of Fig. 3.4.


The transition of x at 0 ps acts as a trigger for the inverter process, (Note that we loosely call a single line signal assignment a process here. We will adopt a more rigorous definition in Section 4.1.) Thus, a transaction is scheduled at 50 ps on the signal a. This event, a '0'->'1' transition, in turn acts as a trigger for two processes, the NAND process and AND process, as a is an input to both processes. Thus, signal c updates at 110 ps and signal b at 120 ps. As b is also an input to the AND process, this triggers a second transaction on c, which duly takes place 60 ps later, at 180 ps. The final result is that we observe a glitch at the output, which can be broadly described as a transition to an intermediate value before taking on its final value; if the gates were ideal and had zero physical delay, there would be no glitch.

• It is important to understand that the glitch is a result of unequal path delays from input to output. It is not a result of using VHDL (or any HDL) to model the circuit. Rather, using an HDL allows the actual behaviour to be accurately captured.

#### **Delta Delay**

If no physical delay is specified a signal assignment still cannot take place immediately. When a delay is not explicitly specified, signal assignments are scheduled to take place after a delta delay. This is a unit of time that is infinitesimally small but quantised, so that two deltas are greater than one delta and so on. To understand how delta delays work, let's first consider an example without delta delays, i.e., where signal assignments take place immediately (this example is based on an example by Douglas Perry [8]).

Given in Fig. 3.6 is the same circuit as Fig. 3.4 that we modelled earlier, without gate delays.



Combinational logic circuit.

This circuit can be modelled by the following code:

```
ENTITY logic_a IS
PORT (
    x:IN BIT; -- input
    c:OUT BIT -- output
);
END logic_a;

ARCHITECTURE dataflow OF logic_a IS
    SIGNAL a, b: BIT;
BEGIN
    a <= NOT x; -- INVERTER process
    b <= a NAND '1'; -- NAND process
    c <= a AND b; -- AND process
END dataflow;</pre>
```

Just as before, assume that the input (node x) is quiescent at '1' for a long time and changes from '1'->'0', say at time 10 ns. In response, the inverter output (node a) makes a transition from '0'->'1'. Now we can choose to evaluate either the NAND gate or the AND gate first. The order in which the nodes transition for both choices is shown in Fig. 3.5

```
NAND gate evaluated first:

x: 1->0

a: 0->1

b: 1->0

c: 0->0
```

```
AND gate evaluated first:
x: 1->0
a: 0->1
c: 0->1
b: 1->0
c: 1->0
```

Signal transitions at nodes x, a, b and c of circuit in Fig. 3.4 depending on which gate is evaluated first.

As can be seen, depending on which gate we choose to evaluate first, node C will either experience a zero-width glitch (AND first) or not have any glitch (NAND first). This is highly unsatisfactory on many levels. First, we wish to see exactly the same output whatever simulator we choose, or however many times we choose to run this simulation. As the simulator has no guide on what to evaluate first, it cannot guarantee that the same output will always be produced for the same circuit and simulation setup. Second, we wish the evaluaton to closely mirror what would happen with real hardware, and real, physical gates always have delays.

Now consider how this same circuit would be evaluated if every signal assignment had a delta delay associated with it. The order of node transitions is shown in Table 3.1.

Signal transitions at nodes X, A, B and C of circuit in Figure 11 with delta delays.

Time		E4	D
Physical	Delta	Event	Process trigger due to event
10 ns	0	x: 1->0	Evaluate INV

Time		e	Event	Due acceptation on due to event
P	Physical	Delta	Event	Process trigger due to event
		1	a: 0->1	Evaluate NAND, AND
		2	b: 1->0, c: 0->1	Evaluate AND
		3	c: 1->0	
11 1	ns			

In this example, each signal assignment requires one delta delay before the signal assumes its new value. Also note that more than one process can be executed in the same simulation cycle (e.g. both the NAND process and the AND process are executed during delta 2).

Following the sequence of cascading signal assignments, the '1'->'0' transition on x causes the INVERTER process to be executed, which results in a '0'->'1' transition being scheduled on a, one delta time in the future. The INVERTER process then suspends. Since all processes are suspended, simulation time advances by one delta so that a can assume its new value.

The new value of a awakens the NAND and AND processes and they are executed. Because the value of a will not change again during simulation time delta 2, it doesn't matter whether the NAND or AND process is evaluated first. In either case, the NAND process leads to a '1' being scheduled for c and a '0' being scheduled for b, both one delta delay in the future. After the assignments are scheduled, the NAND and AND processes suspend again. Now simulation time advances by one delta again so that b and c can assume their new values.

The new value of b causes the AND process to be evaluated again. This time, a '0' value is scheduled to be assigned to c one delta delay in the future, and the AND process can then suspend. Finally, simulation time advances by one delta so that c can assume its new, and final value of '0'. This results in the behaviour we would logically expect with unequal path delays from input to output, a glitch.

Thus, the delta delay associated with signal assignments allows the behaviour of real hardware, even if we do not know what the physical delays may be. For example, when using HDLs to programme FPGA hardware, the user does not know what the delays are at the point of implementing the functionality. The synthesis tools will populate these values as part of the automated flow after mapping the functionality to hardware. Having a delta delay ensures that the integrity of hardware behaviour is maintained regardless of whether or not a physical delay is associated with a gate in the functional description.

Make sure you understand signal assignment delays and inertial delays in particular, before going on to the following section.

### **Processes in VHDL**

So far, we have only used single line signal assignments to describe functionality. A signal assignment is the simplest example of a process in VHDL, which is the fundamental element for describing component behaviour. In the case of a signal assignment, the process is implicit; a process can also be declared explicitly, using the key word process. We will look at processes in detail later (Section 4). For now, just consider that process bodies contain a series of statements, which are conditional signal assignment statements. In illustration, the following two fragments of code are completely equivalent:

```
-- Code fragment 1
...
q_prim <= a AND b;
q <= NOT q_prim;
...

-- Code fragment 2
...
PROCESS(a, b)
BEGIN
q_prim <= a AND b;
END PROCESS;

PROCESS(q_prim)
BEGIN
q <= NOT q_prim;
END PROCESS;
...
```

The collection of signals inside the parenthesis just after the word process is known as the sensitivity list. A sensitivity list is a way of specifying the triggers to wake the process up; it is not a syntax error to omit the sensitivity list, but will result in grave simulation errors, as the process will run only if there are events on the signals in its sensitivity list.

Collections of processes describe the functionality of the component, and whether implicit or explicit, the mechanism for communicating between processes is the signal: events on signals that are inputs to a process trigger that process, and cause it to be executed. Process executions then result in new events on signals they drive, which are inputs to other processes. This is how data propagates between communicating processes via shared signals.


The exact same functionality could also be achieved by one process instead of two:

```
q_prim <= a AND b;
q <= NOT q_prim;
END PROCESS:
```

Notice how the sensitivty list contains all signals that are read in that process. In this case, the process will run once, when an event on a or b occurs. When execution reaches the end of the process, it is scheduled to run again, as the execution of the first assignment results in a new trigger for the process.

### **Simulation Cycle**

Now we are in a position to put it all together. The VHDL simulation model is essentially a 2-step process as shown in Fig. 3.6.




Combinational logic circuit.

At the start of a simulation, signals with default values are assigned those initial values. In the first execution of the simulation cycle, all concurrent signal assignments are executed and changes are scheduled for some future point in time. Also, explicitly declared process bodies are executed until they reach their respective suspend points (the end of the process body, or a wait statement to be covered later). All process executions are concurrent.

Once all processes have been suspended, the simulator will advance simulation time just enough so that the first pending signal assignments can be made. After the relevant signals assume their new values, all processes examine their input signals to determine if they can proceed. Processes that can proceed will then execute concurrently again until they all reach their respective suspend points. This cycle continues until the simulation termination conditions are met or until all processes are suspended indefinitely because no new signal assignments are scheduled to trigger any suspended processes.

# **Timing Analysis of a MUX**

Fig. 3.9 shows a multiplexer (MUX) with two data inputs (a and b), one address input (s for select) and one output (q). The address line selects which of the two inputs is to be connected to the output.



Combinational logic circuit.

Gate-level implementation of MUX


1. Construct a Karnaugh map for the logic schematic of Fig. 3.9 and thereby write the boolean equation for the output q in terms of the signals a, b and s. Answer Quiz 1, Question 1.

2. Sketch a gate-level implementation using an inverter, AND and OR gates only. Also identify the signals in the supplied gate-level VHDL description "mux.vhd" that correspond to the nodes in your schematic, and mark them on your sketch. Answer Quiz 1, Question 2.

#### Simulating the MUX

- 1. The description of this MUX is in the file "mux.vhd" and the testbench in "tb\_testMux.vhd" under the folder "task3.4A" in the source archive. Create a new project in Vivado and add the source files.
  - There are two architectures in the "mux.vhd" file, and if you look in the testbench you will see that they are both instantiated with the same input signals, but different output signals. This is the way to test different implementations of the same functionality, and emphasizes the black-box view of the component in the testing, i.e., we do not care what is inside the component, we want to verify that it meets the functional specifications.
- 2. Compile all sources and load the design for simulation. Add appropriate signals to view and run the simulation for a long enough time that all transactions scheduled in the testbench can run, and have a look at the waveforms.
  - Adding all the signals in the design as default can result in multiple copies of essentially the same waveform and make for confusing viewing. For example in this case, if you add all the signals in the design, the Wave window is populated with testvector, C1/a, C1/b, C1/address, C2/a, C2/b and C2/address. As the inputs are common, you really only need to look at a, b and address for either C1 or C2. In a design with hundreds of signals, spending some time choosing what signals to view at the outset can greatly reduce the visual stress of separating different waveforms when debugging a design.
  - You can simply select any extraneous signals in the Wave window and delete them.
- 3. Sometimes it is very useful in debugging to observe how signal values change in real time, rather than running the entire simulation and then tracing individual waveforms. You can step through code, set up breakpoints, run the simulation up to various lines selectively, and generally do all of the common tasks that a software debugger environment supports.

The Vivado simulator marks the executable lines with an empty red circle (e.g., line 21 in the following figure), on the left hand margin of the Text Editor, beside the line numbers. Click the red circle in the left margin, to set a breakpoint, as shown in the following figure line 23. Observe that the empty circle becomes a red dot to indicate that a breakpoint is set on this line. Clicking on the red dot removes the breakpoint and reverts it to the empty circle. Debugging in the Vivado simulator, with breakpoints and line stepping, works best when you can view the Tel Console, the Waveform window, and the HDL source file at the same time, as shown in the following figure. Restart the simulation by clicking on the Run All button to the left of the simulation run-time cage as shown in Fig. 3.10. Click the Restart button as shown in below figure to restart the simulation from time 0. Step through the code and see the waveforms change in response to the various events. Setting a breakpoint causes the simulator to stop at that point, every time the simulator processes that code, or every time the counter is incremented by one.



"Step" and "Restart" buttons.

- You can single-step through the execution by clicking on the "Step" button as shown in Fig. 3.10. This allows you to check the value at a given execution time step. It is better to click on "Relaunch Simulation" button before starting to use the "Step" button and go through the execution.
- A breakpoint can be placed in the code by right-clicking on the line-number in the source window and selecting the appropriate command.
   Lines that will accept breakpoints are shown with red empty circles. After placing break points You can now press "Run All" and the execution will stop at the first break point. You can then step through the code, or click "Run All" again to continue till the next break point.
- You can "undock" any window by clicking on the "Float" button on the top right corner. It is often convenient when debugging to step through the code, and have the Wave window also visible, to show waveforms changing in response to lines of code executing. You can also right click on the code or Wave window tab and select "New Vertical Group" to see both code and waveform windows side by side.
- You can revert to the default window setting by selecting Layout->Reset Layout from the top menu.
- 4. For this step, you need to use ModelSim to check the wave window and observe the delta dely. You will see in the Wave window that signals gateResult and C2/q waveforms (which are identical) have zero-delay glitches at 25 ns and 30 ns, while C2/int2 has a zero-delay glitch at 30 ns. You can see how the delta delay works and how signal assignments trigger processes by expanding the time scale to include delta delays.
  - To enable "expanded time", right-click anywhere in the Wave window, and from the pop-up menu, select Expanded Time -> Deltas Mode. Now the glitches will be annotated with red circles.
  - To display time with deltas, click anywhere in the Wave window at 25 ns to place the cursor there. Then right-click and select Expanded
    Time -> Expand Cursor. Now the delta delays will be shown in a blue shaded region.

 To disable deltas mode and hide expanded time, you can right click and choose Expanded Time -> Off and Expanded Time -> Collapse Cursor respectively.

#### Glitches in the MUX

- 1. Check in detail how the glitches are generated at 25 ns in gateResult using modelsim. Based on your obersvations, understand how events on signals in the testbench that serve as input stimuli awaken processes inside the logic implementation, similar to the example described earlier. Answer the question: Why isn't the output exactly the same from both implementations? Answer Quiz 1, Question 3.
- 2. Change the order of instructions in the "gates" architecture, re-compile and re-simulate. For Vivado, just update your code and re-run the simulation. Can you get rid of the glitch? Answer Quiz 1, Question 4.

# Summary

The following points were covered in this section.

- All signal assignments incur a delay, even when there is no explict transaction delay specified. When a delay is not specified, signal assignments incur delta delays, which are infintessimally small, but quantised, so that 2 deltas are greater than 1, 3 greater than 2 and so on. Signal assignment delays reflect the non-zero propagation delay across physical devices, passives and interconnects (wires) and are a critical part of ensuring unambiguous and consistent behaviour in sumulation.
- There are two types of signal assignment delays in VHDL, transport delays, where a physical delay is specified, and the signals updates after the specified time; and inertial delays, where the signal updates only if the duration of any input pulses is greater than the specified delay. Inertial delays are the default type, and mimic the behaviour of real hardware where pulses of duration smaller than the (non-zero) response time of the underlying devices (i.e., transistors) do not cause switching.
- HDL simulators are event-driven, with changes on signals (called events) triggering the execution of statments where those signals are inputs.
- Concurrent signal assignment statements can reside inside an architecture body. A process is a mechanism used to encapsulte a body of statements. Multiple processes execute cocurrently. Processes are triggered by activity on signals contained in a sensitivity list. A signal assignment statement is equivalent to a single line process with the signals on the right-hand side included in the sensitivity list.

