

- [在 VHDL 中建模时序逻辑](#)
 - [时序逻辑元件](#)
 - [锁存器与触发器](#)
 - [使用门级结构样式对 D 型锁存器建模](#)
 - [模拟以门级方式实现的 D 型锁存器](#)
 - [使用行为风格对 D 型锁存器建模](#)
 - [模拟以行为方式实现的 D-latch](#)
 - [D 锁实现](#)
 - [触发器建模](#)
 - [模拟带时钟使能的触发器](#)
 - [比较触发器和锁存器的行为](#)
- [有限状态机\(FSM\)](#)
 - [状态转换图](#)
 - [实施模式识别器 1](#)
- [构建状态机](#)
- [在 VHDL 中对 FSM 建模](#)
- [提交 Mealy 和 Moore 实现](#)
- [概括](#)

在 VHDL 中建模时序逻辑

本节的学习目标是：

- 了解如何对时序逻辑门建模；
- 了解边缘触发和电平敏感元素之间的区别；
- 熟悉有限状态机的建模。

时序逻辑元件


数字逻辑门可分为[组合](#)型和时序型两种。在组合（无状态）元素中，输出始终由输入的当前值驱动。例如您之前遇到的 INVERTER、NOR 和 NAND 门。顺序元素基本上是记忆元素；它们在满足控制信号的某些预定义条件时更新输出，并在所有其他时间保留输出值，而不管数据输入的值如何。它们有时也称为状态元件，因为它们存储电路在任何给定时间点的“状态”。

VHDL provides a rich variety of possibilities for implementing the functionality of a given memory element and inferring different types of logic gates by using a specific code template. We will start by looking at the fundamental memory elements used in sequential logic, the latch and the flip-flop. We will then model a finite-state machine (FSM) by designing a simple pattern recogniser in the next section.

Latches versus Flip-flops

The basic difference between a latch and a flip-flop is that a latch is a level-sensitive device, whereas a flip-flop is an edge-triggered device. Hence the output of a latch will be completely transparent to its input as long as the control signal is high (in a positive latch, or low in a negative latch), whereas the output of a flip-flop


will depend only on the value of the input upon the rising edge (in a rising-edge-triggered flip-flop, or falling edge in a falling-edge-triggered flip-flop) of the control signal. The symbols of each are given in Fig. 5.1.



Latches and Flip-flops.

Modelling a D-Latch Using a Gate-Level Structural Style

Shown in Fig. 5.2 is a D-latch built from a NOR-NOR implementation of an SR-Latch. As the timing diagram shows, this is a positive latch, where the input is copied to the output when the control signal (CLK) is high.



D latch implemented from a NOR-NOR SR Latch.

Simulating a D-latch implemented in a Gate-Level Style

1. Create a new project in Vivado and add the source files "SRLatch_nor.vhd", "DLatch.vhd" and "tb_DLatch.vhd" to it.
2. Given in "DLatch.vhd" is the VHDL implementation of the schematic of Fig. 5.2 using a mix of structural and dataflow styles in an architecture called dataflow. Observe how the SR-latch is defined as a component and used in the construction of the D-latch. Also open "SRLatch_nor.vhd" and study its implementation in the data-flow or gate-level style.
 - Note how in this example named association of ports is used, as opposed to positional association in the port map. Explicitly stating the port name helps avoid mistakes. Also with named association the order of ports need not be in any particular order. With positional association the port mapping needs to clearly be in the order in which the ports are defined in the component.
3. Simulate the design. You will be asked to specify the top module name for your simulation (i.e., tbdLatch) . Add the clk, d_in, q_gate and qPrim_gate signals to the Wave window. Verify the functionality of the device.

Modelling a D-latch Using a Behavioural Style

It is also possible to infer a latch much more simply using signal or variable assignment statements inside a process body.

Using Signals

An example of a level-sensitive latch using signal assignments is given below.

```

ENTITY dLatch IS
  PORT (
    d:IN STD_ULONGIC;
    clk:IN STD_ULONGIC;
    q:OUT STD_ULONGIC;
    qPrim:OUT STD_ULONGIC);
END dLatch;

-----
-- behavioural Implementation 1 -----
-----

ARCHITECTURE behav1 of dLatch IS
BEGIN
  PROCESS(clk, d)
  BEGIN
    IF clk = '1' THEN
      q <= d;
      qPrim <= not d;
    END IF;
  END PROCESS;
END behav1;
-----

```

Why does this code implement (infer) a latch? The general inference rule is that a latch is synthesized when a signal or variable is not assigned in all branches of an IF or CASE statement. In the above code, we don't specify what happens if CLK is '0'. The VHDL semantics imply that the value of q when it is not explicitly assigned in every possible selection branch has to be saved from one simulation cycle to another (this is exactly why we took pains to ensure that the output was driven in every single selection branch when implementing combinational logic earlier).

As the assignment is under the control of a level-sensitive condition (i.e., IF CLK = '1' THEN), a latch is inferred.

Using Variables

The following code uses a variable inside a process to infer a latch for the same entity.

```
-----  
-- behavioural Implementation 2 -----  
-----  
ARCHITECTURE behav2 of Dlatch IS  
BEGIN  
  PROCESS(clk, d)  
    VARIABLE var_q : STD_ULOGIC;  
  BEGIN  
    IF clk = '1' THEN  
      var_q <= d;  
    END IF;  
    q <= var_q;  
  END PROCESS;  
END behav2;  
-----
```

Here the variable `var_q` is used as internal storage. The two latch implementations above, with and without a variable, result in identical logic. Even though variables and signals are fundamentally different in that signal assignments always incur a delay, whereas variable assignments do not, the value of the variable is assigned to a signal at the end of the process, which has a delta delay. In this case, use of a variable has simply resulted in more verbose code.

- Variables can be synthesised, and there is nothing wrong with using variables in logic descriptions, provided you follow all the hardware inference rules specified in this assignment. As inexperienced VHDL programmers often use variables in a software sense, and up with hopelessly unsynthesisable code, it is recommended that you avoid variables when you describe logic, at least at the beginning.
- Variables are certainly useful in testbenches and can be used freely, as synthesis is not a concern.

Simulate D-latch Implemented in Behavioural Style

1. In the same file as earlier, "dLatch.vhd" the above implementations with and without variables are also included. Now add the signals `q_behav1`, `qPrim_behav1`, `q_behav2`, `qPrim_behav2` to the Wave window, run the simulation and verify that all three latches behave identically.
2. Note how the initial values of the output signals are shown as 'U'. Enumerated data types initialise to the left-most value. In the case of `STD_ULOGIC` this value is 'U', i.e., 'Unitialised'. Until the latch gating signal 'clk' goes high, the output values are uninitialised.

Latch Implementation

1. This is a positive latch that should not propagate any changes in `d` to the output when `clk` is low. Given this, explain whether the `D` input should be in the sensitivity list or not, or if it makes no difference. Answer Quiz 1, Question 6.
2. Why is it that only the gate-level structural implementation has a glitch at 35 ns? Can glitches in hardware be eliminated completely by using behavioural code instead of structural gate-level implementations? Answer Quiz 1, Question 7.

Modelling a Flip-Flop

A flip-flop can be inferred by an assignment within a process by using an edge-sensitive condition. For example, the following expression synthesises a flip-flop with an asynchronous low reset:

```

ENTITY ff IS
  PORT (
    d:IN STD_ULOGIC;
    clk:IN STD_ULOGIC;
    reset:in STD_ULOGIC;
    q:OUT STD_ULOGIC;
    qPrim:OUT STD_ULOGIC
  );
END ff;

-----
-- behavioural Implementation -----
-----

ARCHITECTURE behav of ff IS
BEGIN
  PROCESS(clk, reset)
  BEGIN
    IF reset = '0' THEN
      q <= '0';
      qPrim <= '1';
    ELSIF clk'EVENT AND clk='1' THEN
      q <= d;
      qPrim <= not d;
    END IF;
  END PROCESS;
END behav;
-----

```

The ' sign, read as tick, specifies some attribute of an object. In this case, clk'EVENT is true when clk undergoes a transition from '0' to '1' or '1' to '0'. The condition clk'EVENT AND CLK='1' is therefore true for a rising edge of clk.

- The macro RISING_EDGE(clk) may be used instead of the line clk'EVENT AND CLK='1'. This macro works for synthesis and the two statements are equivalent.
- It is also possible to use falling-edge-triggered flip-flops, but you should consistently stick to one or the other, and not use both types of flip-flops in one design. For falling-edge-triggered flip-flops, the control condition would be clk'EVENT AND CLK='0' or equivalently, FALLING_EDGE(clk).

Note the differences from the implementation of the latch. The first is that there is an asynchronous reset function. Regardless of the value of clk, if reset is low, the output goes to '0'. The second difference is that we have specified a rising edge of the control signal in the synchronous conditional statement, and omitted to put the data input d in the sensitivity list. Outside of the reset, we are only assigning to the output upon a rising edge of clk, and therefore we don't need to trigger the process upon any events occurring on d. For edge-triggered logic components only the control signal and any asynchronous reset needs to be present in the sensitivity list.

For the edge condition, only ever use the edge of the clock, never some arbitrary signal. Otherwise, the critical paths in logic blocks cannot be properly identified and managed. If the critical paths cannot be identified, various logic hazards occur, and the circuit can malfunction or behave differently at different times for different inputs.

You should design all sequential blocks using flip-flops only, and avoid latches at all costs. In other words, if you specify memory, always assign the value based on the clock edge, rather than the level of some arbitrary signal.

Why avoid latches? The short answer is they complicate timing, and cause logic hazards, as there is a timing window when the latches are transparent, and signals can propagate through multiple stages and potentially corrupt valid signals before they can be read. Flip-flops on the other hand update the output upon a rising (or

falling) edge and therefore signals cannot propagate through multiple stages. Let's examine this issue in the following task.

Compare the Behaviour of Flip-Flops and Latches

1. Create a new project and add the files in the folder task5.1F to the project. These files contain the previously described behavioural implementations for the latch and flip-flop.
2. Compile all files, load the design and add all signals in the region to be watched. Simulate the design for at least 50 ns.
3. As can be seen, whenever clk is high, the output of the latch faithfully reproduces the d_in waveform. The flip-flop, on the other hand, only updates the output on a rising edge of the clock. In a digital system the memory elements are updated once every clock cycle. The easiest way to ensure this is to use edge-triggered flip-flops rather than level-sensitive latches. This can be understood by looking at the output waveforms for both memory elements in the cycle occupying the time from 20 ns to 30 ns. The flip-flop reads the value present on the rising edge and retains that value regardless of any subsequent changes in the d input in the clock high phase, whereas the latch faithfully reproduces all changes in d input in the clock high phase. The behaviour we want, which allows us to design hazard-free logic, is the behaviour of the flip-flop.

Modelling a Flip-Flop with Clock-Enable

It is often useful to have a clock enable, so that you can disable a flip-flop. Consider the following implementation of a down counter:

```
----some code for entity and architecture body
signal count: integer;
----some code
PROCESS(reset,clk)
BEGIN
    IF reset = '1' THEN -- active high reset
        count <= 0;
    ELSIF clk'EVENT and clk='1' THEN
        IF enCount = TRUE THEN -- enable
            count <= count - 1;
        END IF;
    END IF;
END PROCESS;
```

请注意，具有异步高电平有效复位的触发器的含义很清楚。但是clk'EVENT AND clk='1'条件里面的条件语句呢？如果enCount = false应该读取什么值？拥有这样的使能信号也是推断触发器的标准模板的一部分，因为大多数触发器都有时钟使能信号。如果此使能信号有效，则触发器正常运行，否则时钟输入将被忽略。我们将针对的 Xilinx FPGA 具有具有此类时钟启用的触发器，因此此代码将实例化其中一个元件。

您应该不惜一切代价避免通过门控时钟实现时钟启用。常见错误如下所示。


```
-----
myClk <= myClk_enable AND clk;
-----
```

While the idea behind this is reasonable, gating the clock in this way causes issues because the clock needs to have very well-defined upper and lower bounds on skew and jitter. Hence it is routed using some sort of balanced tree with various feedback paths. If you gate the clock, the output downstream of the gating structure is the output of an ordinary logic gate, which can affect timing across the chip. Generally, synthesis tools will produce a warning if it detects clock gating.


Finite-State Machines (FSM)

FSMs are an important class of sequential circuits, which are widely used in control functions. They describe a series of states in which the circuit can reside, and prescribe under what conditions the circuit can advance from one state to another. Depending on what state the FSM is in, certain signals are taken high or low, which serve as the control inputs that drive other parts of the system, such as enabling or disabling a combinational element. The FSM provides the "intelligence" to a system while the datapath carries out the computational work on data. We will start by looking at a simple example to understand FSMs in this section, and look at a more complete example in Section XX.

There are two widely used models for FSMs, the Mealy model and the Moore model. Block diagrams of both models are shown in Fig. 5.3.



Block Diagram of a Mealy Machine



Block Diagram of a Moore Machine

Models of Finite-State Machines


Note how an FSM has both combinational and sequential logic. The registers are the state elements, i.e., they define states in binary form, by the bit pattern made up of the values at the outputs (Q) of the registers. The more complex the state machine and the greater the number of states required, the greater the number of registers required. The combinational logic blocks define the next state based on the current state and any inputs, and present the next state values on the inputs of the registers so they can update on the next clock edge. The difference between Mealy and Moore Machines is that in a Mealy machine the outputs are a function of the current state and the inputs, while in a Moore machine the outputs are a function solely of the current state.

- An FSM defines states in which a digital circuit can reside, by means of the bit pattern made up of the outputs of the state elements.
- The FSM advances from the current state to the next on every clock edge.


- In every cycle, combinational logic determines the next state based on the current state and the inputs, and presents it on the state element (register) inputs.
- A Mealy machine's output is a function of the present state & input.
- A Moore machine's output is a function of the present state only.

State Transition Diagrams

A state transition diagram is a diagram-based method to define FSMs by showing the states in which they can reside, and the conditions upon which they advance to the next state. Examples of both types of state transition diagrams are shown in Fig. 5.4 where X and Y represent inputs and outputs respectively.



State Diagram of a Mealy machine: outputs are a function of both the current state and inputs, and are associated with an edge. Input combinations that cause transitions and output values associated with that transition are separated by a forward slash and shown for each edge.



State Diagram of a Moore machine: outputs are a function only of the current state and are thus associated with states. Input combinations that cause transitions are shown for each edge.

State Transition Diagrams

State transition diagrams are useful in conceptualising a design, and straightforward to do for small designs.

- For both Mealy and Moore machines, nodes of the state diagram indicate states; arrows indicate transitions between states for a given input.
- For a Mealy machine, the output is shown on a state-transition edge, whereas for a Moore machine, the output is associated with the state.

Implementing Pattern Recogniser 1

As a first example, we will implement a simple pattern recogniser using both Mealy and Moore FSMs. The pattern recogniser has a 1-bit input, 'x', with new data being available at each clock edge, a 1-bit output 'y', and an asynchronous reset which is active low. The output 'y' should go high when an input sequence of '1010' is detected at the output, and remains low otherwise. Once a complete sequence has been recognised, any bits that have been read are to be disregarded for the next sequence. This means that the final two bits '10' of the first sequence cannot count as the first two bits in a new sequence. As an example, the pattern '10101000' will result in 'y' going high only once, after the first four bits.

Constructing the State Machines

In the drawing, the reset signal can be omitted as the reset signals will trigger the transaction from the current state to the initial state.

1. Draw the state transition diagram for a Mealy FSM that satisfies the above specifications.
Answer Quiz 1, Question 8.
2. Draw the state transition diagram for a Moore FSM that satisfies the above specifications.
Answer Quiz 1, Question 9.

Both Mealy and Moore machines can be implemented in VHDL with a straightforward mapping of the logic blocks in Fig. 5.3 to separate processes; i.e., each logic block is described in its own PROCESS body. The VHDL template of a Mealy machine is given below.

```
-- Mealy Machine (mealy.vhd)
-- Asynchronous reset, active low
-----

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY recog1 is
PORT(
  x: IN STD_ULOGIC;
  clk: IN STD_ULOGIC;
  reset: IN STD_ULOGIC;
  y: OUT STD_ULOGIC);
END;

ARCHITECTURE arch_mealy of recog1 is
  -- State declaration
  TYPE state_type is (INIT, FIRST ....); -- List your states here
  SIGNAL curState, nextState: STATE_TYPE;
BEGIN
  combi_nextState: process(curState, x)
  BEGIN
    CASE curState IS
      WHEN INIT =>
        IF x='0' THEN
          nextState <= FIRST;
        ELSE
          ..... -- Fill in
          .....
        END IF;

      WHEN FIRST =>
        IF x='0' THEN
          nextState <= ? -- Fill in
        ELSE
          .....? -- Fill in
        END IF;
      WHEN ..... -- Fill in
        .....
    END CASE;
  END PROCESS; -- combi_nextState
  -----
  -----
  combi_out: PROCESS(curState, x)
  BEGIN
    y <= '0'; -- assign default value
    IF curState = THIRD AND x='1' THEN
      y <= '1';
    END IF;
  END PROCESS; -- combi_out
  -----
  -----
  seq_state: PROCESS (clk, reset)
  BEGIN
    IF reset = '0' THEN
      curState <= INIT;
```

```

    ELSIF clk'event AND clk='1' THEN
        curState <= nextState;
    END IF;
END PROCESS; -- seq
-----
-----
END; -- arch_mealy

```

The architecture basically has four sections, a state declaration section, and three processes that implement the functionality. Note the correspondence between the logic blocks of Fig. 5.3 and the processes in the code. The combinational and sequential blocks are expressed as separate VHDL processes. Do NOT mix combinational and sequential logic structures within the same process.

Consider the following example of badly-written code:

```

bad_example : PROCESS(clk, rst)
BEGIN
    IF rst = '1' THEN
        my_out <= '0';
    ELSIF clk'EVENT and clk='1' THEN
        CASE my_in IS
            WHEN '00' => my_out <= '1';
            when '01' => my_out <= '0';
            when '10' => my_out <= '0';
            when '11' => my_out <= '1';
        END CASE;
    END IF;
END PROCESS;

```

Why is this badly written? It mixes combinational and sequential logic blocks. If you want the functionality of a selector that updates its output synchronously as above, the correct way to write it is to separate the combinational and sequential blocks and implement them in separate PROCESS bodies as shown below.

```

comb_sel : PROCESS(my_in) -- combinational process for the selector
BEGIN
    CASE my_in IS
        WHEN '00' => my_out_d <= '1';
        when '01' => my_out_d <= '0';
        when '10' => my_out_d <= '0';
        when '11' => my_out_d <= '1';
    END CASE;
END PROCESS;

seq_ff : PROCESS(clk, rst) -- sequential process for flip-flop
BEGIN
    IF rst = '1' THEN
        my_out <= '0';
    ELSIF clk'EVENT and clk='1' THEN
        my_out <= my_out_d;
    END IF;
END PROCESS;

```

Next, note that the states are defined as enumerated types. Giving such descriptive names aids in debugging and improves readability. It also means the states can be mapped to binary values using a suitable scheme at a later stage, allowing you to concentrate on implementing the functionality first. You are free to use more descriptive state names than "FIRST", "SECOND" etc, and indeed should. Naming something "FIRST" is not much more descriptive than assigning it a binary number.

In a process body that implements a combinational logic block, outputs have to be defined for every IF or CASE branch, else latches will be inferred. Not adhering to this rule is a common cause of simulation and synthesis errors. Keep in mind that when compiling code in ModelSim, such omissions will not merit a warning as it will be assumed that you do intend to infer latches (ModelSim is a verification tool, not a synthesis tool). In the Xilinx tool that you will use in Assignment 2, such omissions will generate warnings, as latches are always discouraged.

In process combi_out, the output y is given a default value of '0' (before the IF statement). Thus, it is not necessary to explicitly give a value of y in every IF-ELSE branch. An assignment statement will be used only when it needs a value other than '0'. Note how with this mechanism we ensure that the value of y is always defined, ensuring combinational logic, even though we don't explicitly enumerate all the conditional branches.

It may be more succinct to implement both the next state logic and the output logic in the same process rather than two process bodies as given in the template, as quite often the conditions for the output changing may be grouped together with the conditions corresponding to a specific state change. While this may make for less verbose code, it makes it less readable. At the expense of a few extra lines you can write code that is not only more clear and can easily be picked up by somebody else, but also adheres to the principle of modularity. What this essentially means is each module does one thing only, but does that one thing efficiently. The general guideline you should follow is to only assign signals that relate to the same functionality in one process. If two signals by chance are assigned under the same input conditions but otherwise have nothing to do with each other, have separate processes. Separating signal assignments into separate processes or concurrent structures depending on the overall functionality also helps in debugging.

Please note that this code will not compile as shown, as it has dashes which have to be replaced with your code. Also the output may go high in some other state. It is only a template.

Modelling the FSMs in VHDL

1. The actual state assignments in the template above are blank. Please complete the code according to your state diagram, giving appropriate descriptive state names and use the supplied testbench "tb_pattern_recog.vhd" to verify the functionality of your design.
2. Construct a VHDL implementation of your pattern recogniser based on the Moore model shown in Fig. 5.3.
3. Add the Moore implementation as a component into your test bench, and compare the functionality against the Mealy implementation.

Submit Mealy and Moore Implementations

1. Upload the code for both Mealy and Moore implementations. Answer Quiz 1, Question 10.
2. List any observed functional or timing differences in the output of the two FSMs, and briefly explain the reason. Answer Quiz 1, Question 11.
3. How many states does the Moore machine have? Answer Quiz 1, Question 12.
4. The states that you have enumerated as init etc. have to be encoded as bit patterns in the implementation. Assume a sequential encoding scheme is used. Do you see any problems with undefined states? Answer Quiz 1, Question 13.
5. How can you modify your code such that it can jump back to the initial state in the event of an accidental descent to an undefined state? Answer Quiz 1, Question 14.

Summary

The following points were covered in this section.

- Sequential logic elements read in an input when a control condition is true and store the store this value when the control condition is not true, i.e., sequential logic elements are memory or storage elements. The control condition is either related to the control signal being high or low (i.e., level-sensitive) when the storage element is called a latch, or is related to a falling or rising edge of the control signal (i.e., edge-triggered) when the storage element is called a flip-flop.
- Structurally, latches are used to build flip-flops, but only flip-flops should ever be used in digital systems as the inputs can propagate to the output only once in clock cycle with flip-flops, whereas latches allow outputs to change during an entire phase of the clock.
- When modelling flip-flops only the clock (i.e., the control signal) and any asynchronous reset need be in the sensitivity list, as the output only updates on a clock edge (other than when being asynchronously reset).
- Finite-state machines (FSM) can be directly modelled in VHDL as either Mealy or Moore machines, with a direct correspondence between the hardware blocks of the FSM and PROCESS bodies in the implementation. It is good practice to use enumerated descriptive states that act as a reminder of the purpose of the state in which the machine resides, such as 'INIT', 'READ', 'UPDATE' etc.

