-
Notifications
You must be signed in to change notification settings - Fork 6.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
cmake: x86 and xtensa toolchain updates for SDK 0.11 #20221
Closed
dcpleung
wants to merge
11
commits into
zephyrproject-rtos:master
from
dcpleung:x86_xtensa_toolchain_updates
Closed
cmake: x86 and xtensa toolchain updates for SDK 0.11 #20221
dcpleung
wants to merge
11
commits into
zephyrproject-rtos:master
from
dcpleung:x86_xtensa_toolchain_updates
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
dcpleung
requested review from
andrewboie,
andyross,
nashif,
sathishkuttan and
SebastianBoe
as code owners
October 29, 2019 16:10
This was referenced Oct 29, 2019
dcpleung
added
area: Boards
area: Toolchains
Toolchains
area: X86
x86 Architecture (32-bit)
area: X86_64
x86-64 Architecture (64-bit)
area: Xtensa
Xtensa Architecture
labels
Oct 29, 2019
dcpleung
force-pushed
the
x86_xtensa_toolchain_updates
branch
from
October 31, 2019 15:10
dff4723
to
a92c1d7
Compare
andrewboie
approved these changes
Oct 31, 2019
FYI, this would not pass CI until we have 0.11 SDK, since the Xtensa sample_controller toolchain cannot compile for intel_s1000. |
dcpleung
force-pushed
the
x86_xtensa_toolchain_updates
branch
from
November 7, 2019 17:05
a92c1d7
to
f4fc243
Compare
galak
force-pushed
the
x86_xtensa_toolchain_updates
branch
from
November 12, 2019 13:28
f4fc243
to
a2dac53
Compare
Newlib requires a _heap_sentry so we add it to the linker script, similar to what other xtensa linker scripts. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
One of the return variable is declared and used, but never assigned values. So fix it. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
When not using XCC, XCHAL_CACHE_MEMCTL_DEFAULT is not defined which results in some variables not being able to be defined. So define them. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
There are compiler error about the entry functions of two threads not returning anything. So add return statement to fix it. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
Including math.h requires Newlib so enable it in project configuration file. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
Use assembly for _xt_set_intset() and _xt_set_intclear() instead of calling into the Xtensa HAL, allowing these to be inlined. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
The DT_LP_SRAM_* are aliases to DT_MIMO_SRAM_1_* which are deprecated, so changing these to DT_INST_1_MMIO_SRAM_*. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
This adds support for Zephyr SDK 0.11.* by simply copying from 0.10. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
Xtensa requires building a new toolchain for a specific SoC. By default xtools built Xtensa toolchains all have prefix of xtensa-zephyr-elf. In order to distinguish different toolchains, they are now placed in their own directories under their SoC name. This allows us to have multiple Xtensa toolchains targeting multiple SoCs. The additional level in path name is introduced in SDK v0.11. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
The x86_64 toolchain in the SDK has been updated to build for 32-bit targets (as it has 32-bit soft float libraries). So change both xtools and v0.11 SDK to use x86_64 to build for 32-bit x86 targets. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
This allows applications targeting intel_s1000_crb to be compiled with sdk or xtools toolchain. Also copy the testing ignore_tags from qemu_xtensa for net and bluetooth. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
galak
force-pushed
the
x86_xtensa_toolchain_updates
branch
from
November 12, 2019 16:11
a2dac53
to
a1225a7
Compare
Most of these are merged. The remaining patches can be submitted separately. |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Labels
area: API
Changes to public APIs
area: Boards
area: Build System
area: Samples
Samples
area: Toolchains
Toolchains
area: X86
x86 Architecture (32-bit)
area: X86_64
x86-64 Architecture (64-bit)
area: Xtensa
Xtensa Architecture
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This includes the cmake changes needed for x86 and xtensa toolchains in SDK 0.11.
Includes:
intel_s1000_crb
board, it is now possible to build for this board using Zephyr SDK. Changes are included to make this work, and these will allow us to build in CI.