Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

arch: riscv: apply CONFIG_RISCV_MCAUSE_EXCEPTION_MASK to FPU code #72523

Merged
merged 1 commit into from
May 14, 2024

Conversation

npitre
Copy link
Collaborator

@npitre npitre commented May 9, 2024

Some implementations use bits outside of the mcause mask for other
purpose.

Fixes #72128

Some implementations use bits outside of the mcause mask for other
purpose.

Signed-off-by: Nicolas Pitre <npitre@baylibre.com>
@henrikbrixandersen henrikbrixandersen merged commit 530b593 into zephyrproject-rtos:main May 14, 2024
21 checks passed
@npitre npitre deleted the mcause branch June 20, 2024 23:30
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: RISCV RISCV Architecture (32-bit & 64-bit)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

RISCV: fpu_sharing mode
5 participants