Popular repositories

1. e200_opensource e200_opensource Public

   Forked from SI-RISCV/e200_opensource

   The Ultra-Low Power RISC Core

   Verilog

2. Cores-SweRV Cores-SweRV Public

   Forked from chipsalliance/Cores-VeeR-EH1

   SweRV EH1 core

   SystemVerilog

3. rocket-chip-sifan rocket-chip-sifan Public

   Forked from chipsalliance/rocket-chip

   Rocket Chip Generator

   Scala

4. ariane ariane Public

   Forked from openhwgroup/cva6

   Ariane is a 6-stage RISC-V CPU capable of booting Linux

   SystemVerilog

5. chipyard chipyard Public

   Forked from ucb-bar/chipyard

   An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

   C

6. ariane-wrapper ariane-wrapper Public

   Forked from ucb-bar/cva6-wrapper

   Wrapper for ETH Ariane Core

   Scala