


	1	2	3	4	5	6
A						
B						
C						
D						
	1	2	3	4	5	6

Sheet: Connectors



File: Connectors.sch

Sheet: PowerManagement



File: PowerManagement.sch

Sheet: EthernetPHY






File: EthernetPHY.sch

Sheet: IO_Extension



File: IO_Extension.sch

Sheet: /		
File: EthernetBoard.sch		
Title: 96Boards Mezzanine Project Template		
Size: A4	Date: 14 Aug 2015	Rev: A
KiCad E.D.A. kicad 5.1.5-52549c584ubuntu18.04.1		Id: 1/5




Part Name: Tesi5xxuc-evb
(Universal Oscillator Evaluation Kit) used 1.1uF for C41.
Did not reflect on here this time.

Sheet: /Connectors/ File: Connectors.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 5.1.5-52549c584ubuntu18.04.1		Id: 2/5

SN74AVC8T245PWR (changed from SN74AXC8T245PWR)


VDD1V2, 1.2V from U9

VDDO from U2




L1: 64uH~180uH can be used. However, higher value often increase DCR as well. Need lower DCR!
DCR:100uOhm~330mOhm. IDC 825mA~16A.
Below values give 88% efficiency for U8.

This translator must not have any floating pins



NLSX3018DWR2G is large!
NLSX3018DTR2G should be used.

DTR2G is out of order, hard to find the vendors




AVDD33, 3.3V out → EthernetBoard-P1_Cu (Layer3)


Cin (C24): keep 4.7uF

L2: 2.2uH (2.2~2.7uH, higher better...)
lower DCR gives higher efficiency, DCR: less than 260mOhm, IDC: 0.6A~10A

VDD1V2:
1.2V at 0.6A output
EthernetBoard-P1_Cu (Layer3)
power for U4,5,6,7,11,12



Application note says that VCC and VDD1V2 for U6 and U7 must be decoupled with capacitors, recommend values are 0.01uF to 0.1uF. Current schem used 0.11uF...




Cout: 68uF

laerger than 20V rating, 340mV drop (lower Vf is better) D1


Cin (C24): keep 4.7uF

Cout (C25): any capacitor 10uF~100uF work, no change on efficiency, only inductor matters




Out-of-Date

These circuits look like for extra signal communicator for FPGA and external signals, but currently not used




VDDO from U2

VCC from Camera PCB, 3.45V




U10 is not used, looks like extra signal communicator for FPGA and external signals



VCC from Camera PCB, 3.45V

U12 is not used, looks like for GPIO TTL out from FPGA



R27 must be 200KOhm

VDDO from U2

Author used 1K Ohm, however, these pull up resistor should be carefully calculated depending on each side voltage and current driver sink!

C39:0, 1nF, shorting or any small values are fine.

U11 is connected to ethernet chip, so this part is important!

Sheet: /IO_Extension/
File: IO_Extension.sch

Title:

Size: A4

Date:

KiCad E.D.A. kicad 5.1.5-52549c584ubuntu18.04.1

Rev:

Id: 5/5