Skip to content

This is my sandbox for some experiments. Please use MIPSfpga/schoolMIPS

License

Notifications You must be signed in to change notification settings

zhelnio/schoolMIPS

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

schoolMIPS

A small MIPS CPU core originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris). The first version of schoolMIPS was written for Young Russian Chip Architects summer school.

The CPU have several versions (from simple to complex). Each of them is placed in the separate git branch:

  • 00_simple - the simplest CPU without data memory, programs compiled with GNU gcc;
  • 01_mmio - the same but with data memory, simple system bus and peripherals (pwm, gpio, als);
  • 02_irq - data memory, system timer, interrupts and exceptions (CP0 coprocessor);
  • 03_pipeline - the pipelined version of the simplest core with data memory
  • 04_pipeline_irq - the pipelined version of 02_irq

For docs and CPU diagrams please visit the project wiki

CPU diagram

About

This is my sandbox for some experiments. Please use MIPSfpga/schoolMIPS

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 76.4%
  • Batchfile 14.0%
  • SystemVerilog 2.6%
  • Shell 2.6%
  • Tcl 2.3%
  • Assembly 2.1%