The Accelerator Integration Tool (AIT) automatically integrates OmpSs@FPGA accelerators into FPGA designs using different vendor backends
-
Updated
May 24, 2024 - Tcl
The Accelerator Integration Tool (AIT) automatically integrates OmpSs@FPGA accelerators into FPGA designs using different vendor backends
Repurposing existing HDL tools to help writing better code
This is a simple project that shows how to multiply two 8x8 matrixes in Verilog.
Hardware Accelerator design for Euler and Modified method in solving ODE using VHDL language in Xilinx Vivado Environment
This project focuses on creating a hardware-based encryption and decryption system that implements the Data Encryption Standard (DES) algorithm.
Hardware Accelerator implementation for solving an ordinary differential equation using Runge Kutta Numerical methods using VHDL language
Meta-repository for OmpSs-2@FPGA releases
Hardware Accelerator For Runge-Kutta solvers for ODE using Half Precision Floating Point Unit
Zynq-7000 PS side drivers for SLCR Registers.
Zynq-7000 and Zynq UltraScale+ PS side drivers for SdCard.
Introduction to VHDL and Digital Logic - Basys 3 and Vivado Projects Repository
A 4x2 priority encoder is a digital circuit that takes four input lines and encodes them into a two-bit binary output based on the priority of the input lines.
A half adder is a digital circuit that performs addition of two binary digits, generating the sum bit and the carry bit.
A VHDL shift register is a digital circuit implemented that allows sequential shifting of data bits either to the left or right within the register.
The code allows anyone with the Artix A7 FPGA Board to Blink the On-Board LED for any predefined Frequency.
A 4-bit up-down counter is a digital circuit capable of counting both upwards and downwards in binary, typically controlled by an up/down input signal.
A 4-bit down counter is a digital circuit that counts down from a preset value to zero, decreasing by one with each clock pulse.
A 4-bit up counter is a digital circuit that increments its output by one with each clock pulse, counting from 0000 to 1111 in binary, and resetting back to 0000 after reaching 1111.
The VHDL code implements a 2x4 decoder, converting two input signals into four output signals based on the input combinations.
Add a description, image, and links to the xilinx-vivado topic page so that developers can more easily learn about it.
To associate your repository with the xilinx-vivado topic, visit your repo's landing page and select "manage topics."