#

xilinx-vivado

Here are 152 public repositories matching this topic...

ZipCPU / wb2axip

Bus bridges and other odds and ends

fpga gplv3 xilinx wishbone xilinx-vivado wishbone-bus axi-bus

Updated Jan 12, 2024
Verilog

suoto / hdl_checker

Repurposing existing HDL tools to help writing better code

Updated Dec 20, 2023
Python

derekmulcahy / xvcpi

Xilinx Virtual Cable Server for Raspberry Pi

zynq xilinx-fpga jtag xilinx-vivado snickerdoodle

Updated Mar 14, 2022
C

nxbyte / Verilog-Projects

This repository contains source code for past labs and projects involving FPGA and Verilog based designs

simulator encoder decoder priority verilog xilinx testbenches multiplexer comparator adder system-verilog xilinx-vivado half-adder traffic-light-controller full-adder ripple-adder look-ahead-adder

Updated Oct 2, 2019
Verilog

ultraembedded / usb2sniffer

USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)

fpga usb rtl verilog wireshark xilinx-vivado usb-debugging usb-scanning artix-7 usb2 usb-analyzer usb-sniffer lambdaconcept-usb2sniffer-hardware

Updated Jun 6, 2020
Verilog

pontazaricardo / Verilog_Calculator_Matrix_Multiplication

This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.

calculator vhdl matrix-multiplication verilog xilinx hardware-designs xilinx-fpga low-level-programming xilinx-ise xilinx-vivado ic-design

Updated Aug 12, 2017
Verilog

Domipheus / ArtyS7-RPU-SoC

Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.

c fpga firmware vhdl riscv spi vivado apache2 hdmi fpga-soc risc-v xilinx-vivado dvid riscv32

Updated Oct 5, 2020
VHDL

sailordiary / computer-systems-ucas

中国科学院大学计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session

cpu verilog xilinx-fpga computer-systems xilinx-vivado

Updated Jun 24, 2017
Verilog

ekb0412 / 100DaysofRTL

"100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado

asic fpga verilog-hdl xilinx-vivado vlsi-design digital-system-design

Updated Jul 9, 2023
Verilog

hdlguy / make_for_vivado

experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.

fpga tcl xilinx-vivado gnu-make

Updated Dec 14, 2023
Tcl

sarthak268 / Embedded_Logic_and_Design

This repository contains all labs done as a part of the Embedded Logic and Design course.

Updated Jun 10, 2018

siorpaes / BareBonesCortexM0

Extremely basic CortexM0 SoC based on ARM DesignStart Eval

fpga rtl verilog vivado hardware-designs mcu soc cortex-m0 xilinx-vivado

Updated Oct 8, 2018
Verilog

henrikbrixandersen / elf-bootloader

SPI ELF bootloader for Xilinx Microblaze processors

spi xilinx vivado elf bootloader xilinx-vivado xilinx-sdk

Updated Oct 17, 2017
C

Wissance / QuickSPI

Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface

Updated Nov 21, 2017
Verilog

agoessling / rules_vivado

Bazel rules for Xilinx Vivado

fpga bazel bazel-rules verilog xilinx vivado xilinx-vivado bitstream rules-vivado

Updated Sep 1, 2022
Python

senior_design_puf

Crimsonninja / senior_design_puf

Repository to store all design and testbench files for Senior Design

rtl verilog systemverilog hardware-designs testbenches xilinx-vivado hardware-security physical-unclonable-functions ring-oscillator

Updated Apr 16, 2020
Verilog

muhammadaldacher / FPGA-Design-of-a-Digital-Analog-Clock-Display-using-Digilent-Basys3-Artix-7

The project uses a Xilinx Artix-7 FPGA on a Digilent Basys 3 board to design a clock whose seconds, minutes, & hours are displayed on a Quad 7-segment display & can also be displayed on a vga display. Picoblaze processor is used to control the Analog & Digital displays of the clock.

fpga vhdl verilog assembly-language digital-design xilinx-vivado picoblaze-processor

Updated Mar 17, 2019
VHDL

shinde-shantanu / FPGA_TDC

Time to Digital Converter on an FPGA

fpga verilog xilinx-vivado nexys4ddr

Updated Oct 8, 2020
VHDL

Yourigh / Rotary-encoder-VHDL-design

VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.

zynq encoder vivado xilinx-fpga zybo zynq-7010 xilinx-vivado rotary axi

Updated Mar 24, 2017
VHDL

splAcharya / DigitalOscilloscope_Zynq7000Soc

A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample data is displayed using a Graphical User Interface which mimics an Oscilloscope.

embedded-systems fpga-soc zedboard verilog-hdl xilinx-fpga xilinx-vivado zynq-7000 digital-oscilloscope

Updated Jul 30, 2020

Improve this page

Add a description, image, and links to the xilinx-vivado topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the xilinx-vivado topic, visit your repo's landing page and select "manage topics."