Skip to content

AlirezaSgh/UART-Based-FPGA-FIR-Filter

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FPGA-Lab1

Implementing a UART module, a FIR filter and its wrapper to use with UART. It uses the Altera Cyclone II DE2 board's serial interface to communicate with PC and trade files. The design is tested on board for noise removal of a sound file. The final communications were done using a simple matlab script.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published