Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RFC-4: Make float registers and float ISA an extension #4

Open
dr-orlovsky opened this issue Jul 4, 2021 · 1 comment
Open

RFC-4: Make float registers and float ISA an extension #4

dr-orlovsky opened this issue Jul 4, 2021 · 1 comment
Assignees
@dr-orlovsky
Labels
proposal Proposal with specification enhancement S-accepted The protosal is accepted
Milestone
ALU/1

Comments

@dr-orlovsky
Copy link
Member

Support for float registers and all float-involved operations should be defined as a non-required extensions for AluVM implementations named "FLOAT". Since ~90% of tasks do not require float numbers this will allow easier implementation on the low-end hardware.
@dr-orlovsky dr-orlovsky added proposal Proposal with specification enhancement S-accepted The protosal is accepted labels Jul 4, 2021
@dr-orlovsky dr-orlovsky added this to the ALU/1 milestone Jul 4, 2021
@dr-orlovsky dr-orlovsky self-assigned this Jul 4, 2021
@dr-orlovsky dr-orlovsky changed the title Make float registers and float ISA an extension RFC-4: Make float registers and float ISA an extension Jul 4, 2021
@dr-orlovsky dr-orlovsky mentioned this issue Jul 4, 2021
Closed
@dr-orlovsky
Copy link
Member Author

Rejected

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@dr-orlovsky dr-orlovsky

Labels
proposal Proposal with specification enhancement S-accepted The protosal is accepted
Projects
None yet
Milestone
ALU/1
Development

No branches or pull requests
1 participant
@dr-orlovsky