forked from tycho/cpuid
-
Notifications
You must be signed in to change notification settings - Fork 0
/
feature.c
885 lines (844 loc) · 75.8 KB
/
feature.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
/*
* CPUID
*
* A simple and small tool to dump/decode CPUID information.
*
* Copyright (c) 2010-2018, Steven Noonan <steven@uplinklabs.net>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include "prefix.h"
#include "feature.h"
#include "state.h"
#include <stdio.h>
#include <string.h>
typedef enum
{
REG_EAX = 0,
REG_EBX,
REG_ECX,
REG_EDX,
REG_LAST = REG_EDX,
REG_NULL = 255
} cpu_register_t;
static const char *reg_name(cpu_register_t reg)
{
static const char *reg_names[] = {
"eax",
"ebx",
"ecx",
"edx"
};
return reg_names[reg];
}
struct cpu_feature_t
{
uint32_t m_level;
uint32_t m_index;
cpu_register_t m_reg;
uint32_t m_bitmask;
uint32_t m_vendor;
const char *m_name;
};
static const struct cpu_feature_t features [] = {
/* Standard (0000_0001h) */
{ 0x00000001, 0, REG_EDX, 0x00000001, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "x87 FPU on chip"},
{ 0x00000001, 0, REG_EDX, 0x00000002, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "virtual-8086 mode enhancement"},
{ 0x00000001, 0, REG_EDX, 0x00000004, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "debugging extensions"},
{ 0x00000001, 0, REG_EDX, 0x00000008, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "page size extensions"},
{ 0x00000001, 0, REG_EDX, 0x00000010, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "time stamp counter"},
{ 0x00000001, 0, REG_EDX, 0x00000020, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "RDMSR and WRMSR support"},
{ 0x00000001, 0, REG_EDX, 0x00000040, VENDOR_INTEL | VENDOR_AMD , "physical address extensions"},
{ 0x00000001, 0, REG_EDX, 0x00000080, VENDOR_INTEL | VENDOR_AMD , "machine check exception"},
{ 0x00000001, 0, REG_EDX, 0x00000100, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "CMPXCHG8B instruction"},
{ 0x00000001, 0, REG_EDX, 0x00000200, VENDOR_INTEL | VENDOR_AMD , "APIC on chip"},
/* { 0x00000001, 0, REG_EDX, 0x00000400, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000001, 0, REG_EDX, 0x00000800, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "SYSENTER and SYSEXIT instructions"},
{ 0x00000001, 0, REG_EDX, 0x00001000, VENDOR_INTEL | VENDOR_AMD , "memory type range registers"},
{ 0x00000001, 0, REG_EDX, 0x00002000, VENDOR_INTEL | VENDOR_AMD , "PTE global bit"},
{ 0x00000001, 0, REG_EDX, 0x00004000, VENDOR_INTEL | VENDOR_AMD , "machine check architecture"},
{ 0x00000001, 0, REG_EDX, 0x00008000, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "conditional move instruction"},
{ 0x00000001, 0, REG_EDX, 0x00010000, VENDOR_INTEL | VENDOR_AMD , "page attribute table"},
{ 0x00000001, 0, REG_EDX, 0x00020000, VENDOR_INTEL | VENDOR_AMD , "36-bit page size extension"},
{ 0x00000001, 0, REG_EDX, 0x00040000, VENDOR_INTEL | VENDOR_TRANSMETA, "processor serial number"},
{ 0x00000001, 0, REG_EDX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , "CLFLUSH instruction"},
/* { 0x00000001, 0, REG_EDX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000001, 0, REG_EDX, 0x00200000, VENDOR_INTEL , "debug store"},
{ 0x00000001, 0, REG_EDX, 0x00400000, VENDOR_INTEL , "ACPI"},
{ 0x00000001, 0, REG_EDX, 0x00800000, VENDOR_INTEL | VENDOR_AMD | VENDOR_TRANSMETA, "MMX instruction set"},
{ 0x00000001, 0, REG_EDX, 0x01000000, VENDOR_INTEL | VENDOR_AMD , "FXSAVE/FXRSTOR instructions"},
{ 0x00000001, 0, REG_EDX, 0x02000000, VENDOR_INTEL | VENDOR_AMD , "SSE instructions"},
{ 0x00000001, 0, REG_EDX, 0x04000000, VENDOR_INTEL | VENDOR_AMD , "SSE2 instructions"},
{ 0x00000001, 0, REG_EDX, 0x08000000, VENDOR_INTEL , "self snoop"},
{ 0x00000001, 0, REG_EDX, 0x10000000, VENDOR_INTEL | VENDOR_AMD , "max APIC IDs reserved field is valid"},
{ 0x00000001, 0, REG_EDX, 0x20000000, VENDOR_INTEL , "thermal monitor"},
/* { 0x00000001, 0, REG_EDX, 0x40000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000001, 0, REG_EDX, 0x80000000, VENDOR_INTEL , "pending break enable"},
{ 0x00000001, 0, REG_ECX, 0x00000001, VENDOR_INTEL | VENDOR_AMD , "SSE3 instructions"},
{ 0x00000001, 0, REG_ECX, 0x00000002, VENDOR_INTEL | VENDOR_AMD , "PCLMULQDQ instruction"},
{ 0x00000001, 0, REG_ECX, 0x00000004, VENDOR_INTEL , "64-bit DS area"},
{ 0x00000001, 0, REG_ECX, 0x00000008, VENDOR_INTEL | VENDOR_AMD , "MONITOR/MWAIT instructions"},
{ 0x00000001, 0, REG_ECX, 0x00000010, VENDOR_INTEL , "CPL qualified debug store"},
{ 0x00000001, 0, REG_ECX, 0x00000020, VENDOR_INTEL , "virtual machine extensions"},
{ 0x00000001, 0, REG_ECX, 0x00000040, VENDOR_INTEL , "safer mode extensions"},
{ 0x00000001, 0, REG_ECX, 0x00000080, VENDOR_INTEL , "Enhanced Intel SpeedStep"},
{ 0x00000001, 0, REG_ECX, 0x00000100, VENDOR_INTEL , "thermal monitor 2"},
{ 0x00000001, 0, REG_ECX, 0x00000200, VENDOR_INTEL | VENDOR_AMD , "SSSE3 instructions"},
{ 0x00000001, 0, REG_ECX, 0x00000400, VENDOR_INTEL , "L1 context ID"},
{ 0x00000001, 0, REG_ECX, 0x00000800, VENDOR_INTEL , "silicon debug"}, /* supports IA32_DEBUG_INTERFACE MSR for silicon debug */
{ 0x00000001, 0, REG_ECX, 0x00001000, VENDOR_INTEL | VENDOR_AMD , "fused multiply-add AVX instructions"},
{ 0x00000001, 0, REG_ECX, 0x00002000, VENDOR_INTEL | VENDOR_AMD , "CMPXCHG16B instruction"},
{ 0x00000001, 0, REG_ECX, 0x00004000, VENDOR_INTEL , "xTPR update control"},
{ 0x00000001, 0, REG_ECX, 0x00008000, VENDOR_INTEL , "perfmon and debug capability"},
/* { 0x00000001, 0, REG_ECX, 0x00010000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000001, 0, REG_ECX, 0x00020000, VENDOR_INTEL | VENDOR_AMD , "process-context identifiers"},
{ 0x00000001, 0, REG_ECX, 0x00040000, VENDOR_INTEL , "direct cache access"},
{ 0x00000001, 0, REG_ECX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , "SSE4.1 instructions"},
{ 0x00000001, 0, REG_ECX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , "SSE4.2 instructions"},
{ 0x00000001, 0, REG_ECX, 0x00200000, VENDOR_INTEL | VENDOR_AMD , "x2APIC"},
{ 0x00000001, 0, REG_ECX, 0x00400000, VENDOR_INTEL | VENDOR_AMD , "MOVBE instruction"},
{ 0x00000001, 0, REG_ECX, 0x00800000, VENDOR_INTEL | VENDOR_AMD , "POPCNT instruction"},
{ 0x00000001, 0, REG_ECX, 0x01000000, VENDOR_INTEL | VENDOR_AMD , "TSC deadline"},
{ 0x00000001, 0, REG_ECX, 0x02000000, VENDOR_INTEL | VENDOR_AMD , "AES instructions"},
{ 0x00000001, 0, REG_ECX, 0x04000000, VENDOR_INTEL | VENDOR_AMD , "XSAVE/XRSTOR instructions"},
{ 0x00000001, 0, REG_ECX, 0x08000000, VENDOR_INTEL | VENDOR_AMD , "OS-enabled XSAVE/XRSTOR"},
{ 0x00000001, 0, REG_ECX, 0x10000000, VENDOR_INTEL | VENDOR_AMD , "AVX instructions"},
{ 0x00000001, 0, REG_ECX, 0x20000000, VENDOR_INTEL | VENDOR_AMD , "16-bit FP conversion instructions"},
{ 0x00000001, 0, REG_ECX, 0x40000000, VENDOR_INTEL | VENDOR_AMD , "RDRAND instruction"},
{ 0x00000001, 0, REG_ECX, 0x80000000, VENDOR_ANY , "RAZ (hypervisor)"},
/* Thermal and Power Management Feature Flags (0000_0006h) */
{ 0x00000006, 0, REG_EAX, 0x00000001, VENDOR_INTEL , "Digital temperature sensor"},
{ 0x00000006, 0, REG_EAX, 0x00000002, VENDOR_INTEL , "Intel Turbo Boost Technology"},
{ 0x00000006, 0, REG_EAX, 0x00000004, VENDOR_INTEL | VENDOR_AMD , "Always running APIC timer (ARAT)"},
/* { 0x00000006, 0, REG_EAX, 0x00000008, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000006, 0, REG_EAX, 0x00000010, VENDOR_INTEL , "Power limit notification controls"},
{ 0x00000006, 0, REG_EAX, 0x00000020, VENDOR_INTEL , "Clock modulation duty cycle extensions"},
{ 0x00000006, 0, REG_EAX, 0x00000040, VENDOR_INTEL , "Package thermal management"},
{ 0x00000006, 0, REG_EAX, 0x00000080, VENDOR_INTEL , "Hardware-managed P-state base support (HWP)"},
{ 0x00000006, 0, REG_EAX, 0x00000100, VENDOR_INTEL , "HWP notification interrupt enable MSR"},
{ 0x00000006, 0, REG_EAX, 0x00000200, VENDOR_INTEL , "HWP activity window MSR"},
{ 0x00000006, 0, REG_EAX, 0x00000400, VENDOR_INTEL , "HWP energy/performance preference MSR"},
{ 0x00000006, 0, REG_EAX, 0x00000800, VENDOR_INTEL , "HWP package level request MSR"},
/* { 0x00000006, 0, REG_EAX, 0x00001000, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000006, 0, REG_EAX, 0x00002000, VENDOR_INTEL , "Hardware duty cycle programming (HDC)"},
{ 0x00000006, 0, REG_EAX, 0x00004000, VENDOR_INTEL , "Intel Turbo Boost Max Technology 3.0"},
/* { 0x00000006, 0, REG_EAX, 0x00008000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00010000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00020000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00040000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00080000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00100000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00200000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00400000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x00800000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x01000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x02000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x04000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x08000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x10000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x20000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_EAX, 0x40000000, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000006, 0, REG_EAX, 0x80000000, VENDOR_INTEL , "IP payloads are LIP"},
{ 0x00000006, 0, REG_ECX, 0x00000001, VENDOR_INTEL | VENDOR_AMD , "Hardware Coordination Feedback Capability (APERF and MPERF)"},
/* { 0x00000006, 0, REG_ECX, 0x00000002, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000004, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000006, 0, REG_ECX, 0x00000008, VENDOR_INTEL , "Performance-energy bias perference"},
/* { 0x00000006, 0, REG_ECX, 0x00000010, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000020, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000040, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000080, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000100, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000200, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000400, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00000800, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00001000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00002000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00004000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00008000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00010000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00020000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00040000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00080000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00100000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00200000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00400000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x00800000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x01000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x02000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x04000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x08000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x10000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x20000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x40000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000006, 0, REG_ECX, 0x80000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* Structured Extended Feature Flags (0000_0007h) */
{ 0x00000007, 0, REG_EBX, 0x00000001, VENDOR_INTEL | VENDOR_AMD , "FSGSBASE instructions"},
{ 0x00000007, 0, REG_EBX, 0x00000002, VENDOR_INTEL , "IA32_TSC_ADJUST MSR supported"},
{ 0x00000007, 0, REG_EBX, 0x00000004, VENDOR_INTEL , "Software Guard Extensions (SGX)"},
{ 0x00000007, 0, REG_EBX, 0x00000008, VENDOR_INTEL | VENDOR_AMD , "Bit Manipulation Instructions (BMI1)"},
{ 0x00000007, 0, REG_EBX, 0x00000010, VENDOR_INTEL , "Hardware Lock Elision (HLE)"},
{ 0x00000007, 0, REG_EBX, 0x00000020, VENDOR_INTEL | VENDOR_AMD , "Advanced Vector Extensions 2.0 (AVX2)"},
{ 0x00000007, 0, REG_EBX, 0x00000040, VENDOR_INTEL , "x87 FPU data pointer updated only on x87 exceptions"},
{ 0x00000007, 0, REG_EBX, 0x00000080, VENDOR_INTEL | VENDOR_AMD , "Supervisor Mode Execution Protection (SMEP)"},
{ 0x00000007, 0, REG_EBX, 0x00000100, VENDOR_INTEL | VENDOR_AMD , "Bit Manipulation Instructions 2 (BMI2)"},
{ 0x00000007, 0, REG_EBX, 0x00000200, VENDOR_INTEL , "Enhanced REP MOVSB/STOSB"},
{ 0x00000007, 0, REG_EBX, 0x00000400, VENDOR_INTEL , "INVPCID instruction"},
{ 0x00000007, 0, REG_EBX, 0x00000800, VENDOR_INTEL , "Restricted Transactional Memory (RTM)"},
{ 0x00000007, 0, REG_EBX, 0x00001000, VENDOR_INTEL , "Platform QoS Monitoring (PQM)"},
{ 0x00000007, 0, REG_EBX, 0x00002000, VENDOR_INTEL , "x87 FPU CS and DS deprecated"},
{ 0x00000007, 0, REG_EBX, 0x00004000, VENDOR_INTEL , "Memory Protection Extensions (MPX)"},
{ 0x00000007, 0, REG_EBX, 0x00008000, VENDOR_INTEL , "Platform QoS Enforcement (PQE)"},
{ 0x00000007, 0, REG_EBX, 0x00010000, VENDOR_INTEL , "AVX512 foundation (AVX512F)"},
{ 0x00000007, 0, REG_EBX, 0x00020000, VENDOR_INTEL , "AVX512 double/quadword instructions (AVX512DQ)"},
{ 0x00000007, 0, REG_EBX, 0x00040000, VENDOR_INTEL | VENDOR_AMD , "RDSEED instruction"},
{ 0x00000007, 0, REG_EBX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , "Multi-Precision Add-Carry Instruction Extensions (ADX)"},
{ 0x00000007, 0, REG_EBX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , "Supervisor Mode Access Prevention (SMAP)"},
{ 0x00000007, 0, REG_EBX, 0x00200000, VENDOR_INTEL , "AVX512 integer FMA instructions (AVX512IFMA)"},
{ 0x00000007, 0, REG_EBX, 0x00400000, VENDOR_INTEL | VENDOR_AMD , "Persistent commit instruction (PCOMMIT)"},
{ 0x00000007, 0, REG_EBX, 0x00800000, VENDOR_INTEL | VENDOR_AMD , "CLFLUSHOPT instruction"},
{ 0x00000007, 0, REG_EBX, 0x01000000, VENDOR_INTEL , "cache line write-back instruction (CLWB)"},
{ 0x00000007, 0, REG_EBX, 0x02000000, VENDOR_INTEL , "Intel Processor Trace"},
{ 0x00000007, 0, REG_EBX, 0x04000000, VENDOR_INTEL , "AVX512 prefetch instructions (AVX512PF)"},
{ 0x00000007, 0, REG_EBX, 0x08000000, VENDOR_INTEL , "AVX512 exponent/reciprocal instructions (AVX512ER)"},
{ 0x00000007, 0, REG_EBX, 0x10000000, VENDOR_INTEL , "AVX512 conflict detection instructions (AVX512CD)"},
{ 0x00000007, 0, REG_EBX, 0x20000000, VENDOR_INTEL | VENDOR_AMD , "SHA-1/SHA-256 instructions"},
{ 0x00000007, 0, REG_EBX, 0x40000000, VENDOR_INTEL , "AVX512 byte/word instructions (AVX512BW)"},
{ 0x00000007, 0, REG_EBX, 0x80000000, VENDOR_INTEL , "AVX512 vector length extensions (AVX512VL)"},
{ 0x00000007, 0, REG_ECX, 0x00000001, VENDOR_INTEL , "PREFETCHWT1 instruction"},
{ 0x00000007, 0, REG_ECX, 0x00000002, VENDOR_INTEL , "AVX512 vector byte manipulation instructions (AVX512VBMI)"},
{ 0x00000007, 0, REG_ECX, 0x00000004, VENDOR_INTEL , "UMIP (User Mode Instruction Prevention)"},
{ 0x00000007, 0, REG_ECX, 0x00000008, VENDOR_INTEL , "PKU (Protection Keys for User-mode pages)"},
{ 0x00000007, 0, REG_ECX, 0x00000010, VENDOR_INTEL , "OSPKE (OS has enabled protection keys)"},
{ 0x00000007, 0, REG_ECX, 0x00000020, VENDOR_INTEL , "WAITPKG (Wait and Pause Enhancements)"},
{ 0x00000007, 0, REG_ECX, 0x00000040, VENDOR_INTEL , "AVX512_VBMI2"},
/* { 0x00000007, 0, REG_ECX, 0x00000080, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x00000100, VENDOR_INTEL , "Galois Field NI / Galois Field Affine Transformation (GFNI)"},
{ 0x00000007, 0, REG_ECX, 0x00000200, VENDOR_INTEL , "VEX-encoded AES-NI (VAES)"},
{ 0x00000007, 0, REG_ECX, 0x00000400, VENDOR_INTEL , "VEX-encoded PCLMUL (VPCL)"},
{ 0x00000007, 0, REG_ECX, 0x00000800, VENDOR_INTEL , "AVX512 Vector Neural Network Instructions (AVX512VNNI)"},
{ 0x00000007, 0, REG_ECX, 0x00001000, VENDOR_INTEL , "AVX512 Bitwise Algorithms (AVX515BITALG)"},
/* { 0x00000007, 0, REG_ECX, 0x00002000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x00004000, VENDOR_INTEL , "AVX512 VPOPCNTDQ"},
/* { 0x00000007, 0, REG_ECX, 0x00008000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x00010000, VENDOR_INTEL , "5-level paging (VA57)"},
/* { 0x00000007, 0, REG_ECX, 0x00020000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_ECX, 0x00040000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_ECX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_ECX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_ECX, 0x00200000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x00400000, VENDOR_INTEL , "RDPID (Read Processor ID)"},
/* { 0x00000007, 0, REG_ECX, 0x00800000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_ECX, 0x01000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x02000000, VENDOR_INTEL , "CLDEMOTE (Cache Line Demote)"},
/* { 0x00000007, 0, REG_ECX, 0x04000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x08000000, VENDOR_INTEL , "MOVDIRI (32-bit Direct Stores)"},
{ 0x00000007, 0, REG_ECX, 0x10000000, VENDOR_INTEL , "MOVDIRI64B (64-bit Direct Stores)"},
/* { 0x00000007, 0, REG_ECX, 0x20000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_ECX, 0x40000000, VENDOR_INTEL , "SGX_LC (SGX Launch Configuration)"},
/* { 0x00000007, 0, REG_ECX, 0x80000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000001, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000002, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_EDX, 0x00000004, VENDOR_INTEL , "AVX512_4VNNIW"},
{ 0x00000007, 0, REG_EDX, 0x00000008, VENDOR_INTEL , "AVX512_4FMAPS"},
{ 0x00000007, 0, REG_EDX, 0x00000010, VENDOR_INTEL , "Fast Short REP MOV"},
/* { 0x00000007, 0, REG_EDX, 0x00000020, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000040, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000080, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000100, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000200, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000400, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00000800, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00001000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00002000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00004000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00008000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00010000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00020000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_EDX, 0x00040000, VENDOR_INTEL , "PCONFIG"},
/* { 0x00000007, 0, REG_EDX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00200000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00400000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x00800000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x01000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x00000007, 0, REG_EDX, 0x02000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_EDX, 0x04000000, VENDOR_INTEL , "Speculation Control (IBRS and IBPB)"},
{ 0x00000007, 0, REG_EDX, 0x08000000, VENDOR_INTEL , "Single Thread Indirect Branch Predictors (STIBP)"},
{ 0x00000007, 0, REG_EDX, 0x10000000, VENDOR_INTEL , "L1 Data Cache (L1D) Flush"},
{ 0x00000007, 0, REG_EDX, 0x20000000, VENDOR_INTEL , "IA32_ARCH_CAPABILITIES MSR"},
/* { 0x00000007, 0, REG_EDX, 0x40000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x00000007, 0, REG_EDX, 0x80000000, VENDOR_INTEL , "Speculative Store Bypass Disable (SSBD)"},
/* Processor Trace Enumeration (0000_0014h) */
{ 0x00000014, 0, REG_EBX, 0x00000001, VENDOR_INTEL , "CR3 filtering"},
{ 0x00000014, 0, REG_EBX, 0x00000002, VENDOR_INTEL , "Configurable PSB, Cycle-Accurate Mode"},
{ 0x00000014, 0, REG_EBX, 0x00000004, VENDOR_INTEL , "Filtering preserved across warm reset"},
{ 0x00000014, 0, REG_EBX, 0x00000008, VENDOR_INTEL , "MTC timing packet, suppression of COFI-based packets"},
/* { 0x00000014, 0, REG_EBX, 0x00000010, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000020, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000040, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000080, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000100, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000200, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000400, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00000800, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00001000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00002000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00004000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00008000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00010000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00020000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00040000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00080000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00100000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00200000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00400000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x00800000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x01000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x02000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x04000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x08000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x10000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x20000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x40000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_EBX, 0x80000000, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000014, 0, REG_ECX, 0x00000001, VENDOR_INTEL , "ToPA output scheme"},
{ 0x00000014, 0, REG_ECX, 0x00000002, VENDOR_INTEL , "ToPA tables hold multiple output entries"},
{ 0x00000014, 0, REG_ECX, 0x00000004, VENDOR_INTEL , "Single-range output scheme"},
{ 0x00000014, 0, REG_ECX, 0x00000008, VENDOR_INTEL , "Trace Transport output support"},
/* { 0x00000014, 0, REG_ECX, 0x00000010, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000020, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000040, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000080, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000100, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000200, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000400, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00000800, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00001000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00002000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00004000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00008000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00010000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00020000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00040000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00080000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00100000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00200000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00400000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x00800000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x01000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x02000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x04000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x08000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x10000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x20000000, VENDOR_INTEL , ""}, */ /* Reserved */
/* { 0x00000014, 0, REG_ECX, 0x40000000, VENDOR_INTEL , ""}, */ /* Reserved */
{ 0x00000014, 0, REG_ECX, 0x80000000, VENDOR_INTEL , "IP payloads are LIP"},
/* Hypervisor (4000_0001h) */
{ 0x40000001, 0, REG_EAX, 0x00000001, VENDOR_HV_KVM , "Clocksource"},
{ 0x40000001, 0, REG_EAX, 0x00000002, VENDOR_HV_KVM , "NOP IO Delay"},
{ 0x40000001, 0, REG_EAX, 0x00000004, VENDOR_HV_KVM , "MMU Op"},
{ 0x40000001, 0, REG_EAX, 0x00000008, VENDOR_HV_KVM , "Clocksource 2"},
{ 0x40000001, 0, REG_EAX, 0x00000010, VENDOR_HV_KVM , "Async PF"},
{ 0x40000001, 0, REG_EAX, 0x00000020, VENDOR_HV_KVM , "Steal Time"},
{ 0x40000001, 0, REG_EAX, 0x00000040, VENDOR_HV_KVM , "PV EOI"},
{ 0x40000001, 0, REG_EAX, 0x00000080, VENDOR_HV_KVM , "PV UNHALT"},
/* { 0x40000001, 0, REG_EAX, 0x00000100, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00000200, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00000400, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00000800, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00001000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00002000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00004000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x00800000, , ""}, */ /* Reserved */
{ 0x40000001, 0, REG_EAX, 0x01000000, VENDOR_HV_KVM , "Clocksource Stable"},
/* { 0x40000001, 0, REG_EAX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000001, 0, REG_EAX, 0x80000000, , ""}, */ /* Reserved */
/* Hypervisor (4000_0003h) */
{ 0x40000003, 0, REG_EAX, 0x00000001, VENDOR_HV_HYPERV , "VP_RUNTIME"},
{ 0x40000003, 0, REG_EAX, 0x00000002, VENDOR_HV_HYPERV , "TIME_REF_COUNT"},
{ 0x40000003, 0, REG_EAX, 0x00000004, VENDOR_HV_HYPERV , "Basic SynIC MSRs"},
{ 0x40000003, 0, REG_EAX, 0x00000008, VENDOR_HV_HYPERV , "Synthetic Timer"},
{ 0x40000003, 0, REG_EAX, 0x00000010, VENDOR_HV_HYPERV , "APIC access"},
{ 0x40000003, 0, REG_EAX, 0x00000020, VENDOR_HV_HYPERV , "Hypercall MSRs"},
{ 0x40000003, 0, REG_EAX, 0x00000040, VENDOR_HV_HYPERV , "VP Index MSR"},
{ 0x40000003, 0, REG_EAX, 0x00000080, VENDOR_HV_HYPERV , "System Reset MSR"},
{ 0x40000003, 0, REG_EAX, 0x00000100, VENDOR_HV_HYPERV , "Access stats MSRs"},
{ 0x40000003, 0, REG_EAX, 0x00000200, VENDOR_HV_HYPERV , "Reference TSC"},
{ 0x40000003, 0, REG_EAX, 0x00000400, VENDOR_HV_HYPERV , "Guest Idle MSR"},
{ 0x40000003, 0, REG_EAX, 0x00000800, VENDOR_HV_HYPERV , "Timer Frequency MSRs"},
{ 0x40000003, 0, REG_EAX, 0x00001000, VENDOR_HV_HYPERV , "Debug MSRs"},
/* { 0x40000003, 0, REG_EAX, 0x00002000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00004000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x00800000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x01000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EAX, 0x80000000, , ""}, */ /* Reserved */
{ 0x40000003, 0, REG_EBX, 0x00000001, VENDOR_HV_HYPERV , "CreatePartitions"},
{ 0x40000003, 0, REG_EBX, 0x00000002, VENDOR_HV_HYPERV , "AccessPartitionId"},
{ 0x40000003, 0, REG_EBX, 0x00000004, VENDOR_HV_HYPERV , "AccessMemoryPool"},
{ 0x40000003, 0, REG_EBX, 0x00000008, VENDOR_HV_HYPERV , "AdjustMemoryBuffers"},
{ 0x40000003, 0, REG_EBX, 0x00000010, VENDOR_HV_HYPERV , "PostMessages"},
{ 0x40000003, 0, REG_EBX, 0x00000020, VENDOR_HV_HYPERV , "SignalEvents"},
{ 0x40000003, 0, REG_EBX, 0x00000040, VENDOR_HV_HYPERV , "CreatePort"},
{ 0x40000003, 0, REG_EBX, 0x00000080, VENDOR_HV_HYPERV , "ConnectPort"},
{ 0x40000003, 0, REG_EBX, 0x00000100, VENDOR_HV_HYPERV , "AccessStats"},
/* { 0x40000003, 0, REG_EBX, 0x00000200, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00000400, , ""}, */ /* Reserved */
{ 0x40000003, 0, REG_EBX, 0x00000800, VENDOR_HV_HYPERV , "Debugging"},
{ 0x40000003, 0, REG_EBX, 0x00001000, VENDOR_HV_HYPERV , "CpuManagement"},
{ 0x40000003, 0, REG_EBX, 0x00002000, VENDOR_HV_HYPERV , "ConfigureProfiler"},
{ 0x40000003, 0, REG_EBX, 0x00004000, VENDOR_HV_HYPERV , "EnableExpandedStackwalking"},
/* { 0x40000003, 0, REG_EBX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x00800000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x01000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EBX, 0x80000000, , ""}, */ /* Reserved */
{ 0x40000003, 0, REG_EDX, 0x00000001, VENDOR_HV_HYPERV , "MWAIT instruction support"},
{ 0x40000003, 0, REG_EDX, 0x00000002, VENDOR_HV_HYPERV , "Guest debugging support"},
{ 0x40000003, 0, REG_EDX, 0x00000004, VENDOR_HV_HYPERV , "Performance Monitor support"},
{ 0x40000003, 0, REG_EDX, 0x00000008, VENDOR_HV_HYPERV , "Physical CPU dynamic partitioning event support"},
{ 0x40000003, 0, REG_EDX, 0x00000010, VENDOR_HV_HYPERV , "Hypercall via XMM registers"},
{ 0x40000003, 0, REG_EDX, 0x00000020, VENDOR_HV_HYPERV , "Virtual guest idle state support"},
{ 0x40000003, 0, REG_EDX, 0x00000040, VENDOR_HV_HYPERV , "Hypervisor sleep state support"},
{ 0x40000003, 0, REG_EDX, 0x00000080, VENDOR_HV_HYPERV , "NUMA distance query support"},
{ 0x40000003, 0, REG_EDX, 0x00000100, VENDOR_HV_HYPERV , "Timer frequency details available"},
{ 0x40000003, 0, REG_EDX, 0x00000200, VENDOR_HV_HYPERV , "Synthetic machine check injection support"},
{ 0x40000003, 0, REG_EDX, 0x00000400, VENDOR_HV_HYPERV , "Guest crash MSR support"},
{ 0x40000003, 0, REG_EDX, 0x00000800, VENDOR_HV_HYPERV , "Debug MSR support"},
{ 0x40000003, 0, REG_EDX, 0x00001000, VENDOR_HV_HYPERV , "NPIEP support"},
{ 0x40000003, 0, REG_EDX, 0x00002000, VENDOR_HV_HYPERV , "Hypervisor disable support"},
/* { 0x40000003, 0, REG_EDX, 0x00004000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x00800000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x01000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000003, 0, REG_EDX, 0x80000000, , ""}, */ /* Reserved */
/* Hypervisor implementation recommendations (4000_0004h) */
{ 0x40000004, 0, REG_EAX, 0x00000001, VENDOR_HV_HYPERV , "Hypercall for address space switches"},
{ 0x40000004, 0, REG_EAX, 0x00000002, VENDOR_HV_HYPERV , "Hypercall for local TLB flushes"},
{ 0x40000004, 0, REG_EAX, 0x00000004, VENDOR_HV_HYPERV , "Hypercall for remote TLB flushes"},
{ 0x40000004, 0, REG_EAX, 0x00000008, VENDOR_HV_HYPERV , "MSRs for accessing APIC registers"},
{ 0x40000004, 0, REG_EAX, 0x00000010, VENDOR_HV_HYPERV , "Hypervisor MSR for system RESET"},
{ 0x40000004, 0, REG_EAX, 0x00000020, VENDOR_HV_HYPERV , "Relaxed timing"},
{ 0x40000004, 0, REG_EAX, 0x00000040, VENDOR_HV_HYPERV , "DMA remapping"},
{ 0x40000004, 0, REG_EAX, 0x00000080, VENDOR_HV_HYPERV , "Interrupt remapping"},
{ 0x40000004, 0, REG_EAX, 0x00000100, VENDOR_HV_HYPERV , "x2APIC MSRs"},
{ 0x40000004, 0, REG_EAX, 0x00000200, VENDOR_HV_HYPERV , "Deprecating AutoEOI"},
/* { 0x40000004, 0, REG_EAX, 0x00000400, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00000800, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00001000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00002000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00004000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x00800000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x01000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000004, 0, REG_EAX, 0x80000000, , ""}, */ /* Reserved */
/* Hypervisor hardware features enabled (4000_0006h) */
{ 0x40000006, 0, REG_EAX, 0x00000001, VENDOR_HV_HYPERV , "APIC overlay assist"},
{ 0x40000006, 0, REG_EAX, 0x00000002, VENDOR_HV_HYPERV , "MSR bitmaps"},
{ 0x40000006, 0, REG_EAX, 0x00000004, VENDOR_HV_HYPERV , "Architectural performance counters"},
{ 0x40000006, 0, REG_EAX, 0x00000008, VENDOR_HV_HYPERV , "Second-level address translation"},
{ 0x40000006, 0, REG_EAX, 0x00000010, VENDOR_HV_HYPERV , "DMA remapping"},
{ 0x40000006, 0, REG_EAX, 0x00000020, VENDOR_HV_HYPERV , "Interrupt remapping"},
{ 0x40000006, 0, REG_EAX, 0x00000040, VENDOR_HV_HYPERV , "Memory patrol scrubber"},
/* { 0x40000006, 0, REG_EAX, 0x00000080, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00000100, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00000200, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00000400, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00000800, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00001000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00002000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00004000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00008000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00010000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00020000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00040000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00080000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00100000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00200000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00400000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x00800000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x01000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x02000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x04000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x08000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x10000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x20000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x40000000, , ""}, */ /* Reserved */
/* { 0x40000006, 0, REG_EAX, 0x80000000, , ""}, */ /* Reserved */
/* Extended (8000_0001h) */
{ 0x80000001, 0, REG_EDX, 0x00000001, VENDOR_AMD , "x87 FPU on chip"},
{ 0x80000001, 0, REG_EDX, 0x00000002, VENDOR_AMD , "virtual-8086 mode enhancement"},
{ 0x80000001, 0, REG_EDX, 0x00000004, VENDOR_AMD , "debugging extensions"},
{ 0x80000001, 0, REG_EDX, 0x00000008, VENDOR_AMD , "page size extensions"},
{ 0x80000001, 0, REG_EDX, 0x00000010, VENDOR_AMD , "time stamp counter"},
{ 0x80000001, 0, REG_EDX, 0x00000020, VENDOR_AMD , "AMD model-specific registers"},
{ 0x80000001, 0, REG_EDX, 0x00000040, VENDOR_AMD , "physical address extensions"},
{ 0x80000001, 0, REG_EDX, 0x00000080, VENDOR_AMD , "machine check exception"},
{ 0x80000001, 0, REG_EDX, 0x00000100, VENDOR_AMD , "CMPXCHG8B instruction"},
{ 0x80000001, 0, REG_EDX, 0x00000200, VENDOR_AMD , "APIC on chip"},
/* { 0x80000001, 0, REG_EDX, 0x00000400, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_EDX, 0x00000800, VENDOR_INTEL , "SYSENTER and SYSEXIT instructions"},
{ 0x80000001, 0, REG_EDX, 0x00000800, VENDOR_AMD , "SYSCALL and SYSRET instructions"},
{ 0x80000001, 0, REG_EDX, 0x00001000, VENDOR_AMD , "memory type range registers"},
{ 0x80000001, 0, REG_EDX, 0x00002000, VENDOR_AMD , "PTE global bit"},
{ 0x80000001, 0, REG_EDX, 0x00004000, VENDOR_AMD , "machine check architecture"},
{ 0x80000001, 0, REG_EDX, 0x00008000, VENDOR_AMD , "conditional move instruction"},
{ 0x80000001, 0, REG_EDX, 0x00010000, VENDOR_AMD , "page attribute table"},
{ 0x80000001, 0, REG_EDX, 0x00020000, VENDOR_AMD , "36-bit page size extension"},
/* { 0x80000001, 0, REG_EDX, 0x00040000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000001, 0, REG_EDX, 0x00080000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_EDX, 0x00100000, VENDOR_INTEL , "XD bit"},
{ 0x80000001, 0, REG_EDX, 0x00100000, VENDOR_AMD , "NX bit"},
/* { 0x80000001, 0, REG_EDX, 0x00200000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_EDX, 0x00400000, VENDOR_AMD , "MMX extended"},
{ 0x80000001, 0, REG_EDX, 0x00800000, VENDOR_AMD , "MMX instructions"},
{ 0x80000001, 0, REG_EDX, 0x01000000, VENDOR_AMD , "FXSAVE/FXRSTOR instructions"},
{ 0x80000001, 0, REG_EDX, 0x02000000, VENDOR_AMD , "fast FXSAVE/FXRSTOR"},
{ 0x80000001, 0, REG_EDX, 0x04000000, VENDOR_INTEL | VENDOR_AMD , "1GB page support"},
{ 0x80000001, 0, REG_EDX, 0x08000000, VENDOR_INTEL | VENDOR_AMD , "RDTSCP instruction"},
/* { 0x80000001, 0, REG_EDX, 0x10000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_EDX, 0x20000000, VENDOR_INTEL | VENDOR_AMD , "long mode (EM64T)"},
{ 0x80000001, 0, REG_EDX, 0x40000000, VENDOR_AMD , "3DNow! extended"},
{ 0x80000001, 0, REG_EDX, 0x80000000, VENDOR_AMD , "3DNow! instructions"},
{ 0x80000001, 0, REG_ECX, 0x00000001, VENDOR_INTEL | VENDOR_AMD , "LAHF/SAHF supported in 64-bit mode"},
{ 0x80000001, 0, REG_ECX, 0x00000002, VENDOR_AMD , "core multi-processing legacy mode"},
{ 0x80000001, 0, REG_ECX, 0x00000004, VENDOR_AMD , "secure virtual machine (SVM)"},
{ 0x80000001, 0, REG_ECX, 0x00000008, VENDOR_AMD , "extended APIC space"},
{ 0x80000001, 0, REG_ECX, 0x00000010, VENDOR_AMD , "AltMovCr8"},
{ 0x80000001, 0, REG_ECX, 0x00000020, VENDOR_AMD , "advanced bit manipulation"},
{ 0x80000001, 0, REG_ECX, 0x00000020, VENDOR_INTEL , "LZCNT instruction"},
{ 0x80000001, 0, REG_ECX, 0x00000040, VENDOR_AMD , "SSE4A instructions"},
{ 0x80000001, 0, REG_ECX, 0x00000080, VENDOR_AMD , "mis-aligned SSE support"},
{ 0x80000001, 0, REG_ECX, 0x00000100, VENDOR_INTEL | VENDOR_AMD , "3DNow! prefetch instructions"},
{ 0x80000001, 0, REG_ECX, 0x00000200, VENDOR_AMD , "os-visible workaround"},
{ 0x80000001, 0, REG_ECX, 0x00000400, VENDOR_AMD , "instruction-based sampling"},
{ 0x80000001, 0, REG_ECX, 0x00000800, VENDOR_AMD , "extended operations"},
{ 0x80000001, 0, REG_ECX, 0x00001000, VENDOR_AMD , "SKINIT/STGI instructions"},
{ 0x80000001, 0, REG_ECX, 0x00002000, VENDOR_AMD , "watchdog timer"},
/* { 0x80000001, 0, REG_ECX, 0x00004000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_ECX, 0x00008000, VENDOR_AMD , "lightweight profiling"},
{ 0x80000001, 0, REG_ECX, 0x00010000, VENDOR_AMD , "4-operand FMA instructions"},
{ 0x80000001, 0, REG_ECX, 0x00020000, VENDOR_AMD , "Translation cache extension"},
/* { 0x80000001, 0, REG_ECX, 0x00040000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_ECX, 0x00080000, VENDOR_AMD , "node ID support"},
/* { 0x80000001, 0, REG_ECX, 0x00100000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000001, 0, REG_ECX, 0x00200000, VENDOR_AMD , "trailing bit manipulation instructions"},
{ 0x80000001, 0, REG_ECX, 0x00400000, VENDOR_AMD , "topology extensions"},
{ 0x80000001, 0, REG_ECX, 0x00800000, VENDOR_AMD , "processor performance counter extensions"},
{ 0x80000001, 0, REG_ECX, 0x01000000, VENDOR_AMD , "NB performance counter extensions"},
{ 0x80000001, 0, REG_ECX, 0x02000000, VENDOR_AMD , "streaming performance monitor architecture"},
{ 0x80000001, 0, REG_ECX, 0x04000000, VENDOR_AMD , "data access breakpoint extension"},
{ 0x80000001, 0, REG_ECX, 0x08000000, VENDOR_AMD , "performance timestamp counter"},
{ 0x80000001, 0, REG_ECX, 0x10000000, VENDOR_AMD , "performance counter extensions"},
{ 0x80000001, 0, REG_ECX, 0x20000000, VENDOR_AMD , "MONITORX/MWAITX instructions"},
/* { 0x80000001, 0, REG_ECX, 0x40000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000001, 0, REG_ECX, 0x80000000, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* RAS Capabilities (8000_0007h) */
{ 0x80000007, 0, REG_EBX, 0x00000001, VENDOR_AMD , "MCA overflow recovery"},
{ 0x80000007, 0, REG_EBX, 0x00000002, VENDOR_AMD , "Software uncorrectable error containment and recovery"},
{ 0x80000007, 0, REG_EBX, 0x00000004, VENDOR_AMD , "Hardware assert (HWA)"},
{ 0x80000007, 0, REG_EBX, 0x00000008, VENDOR_AMD , "Scalable MCA"},
/* { 0x80000007, 0, REG_EBX, 0x00000010, VENDOR_INTEL | VENDOR_AMD , ""}, */ /* Reserved */
/* Advanced Power Management information (8000_0007h) */
{ 0x80000007, 0, REG_EDX, 0x00000001, VENDOR_AMD , "Temperature Sensor"},
{ 0x80000007, 0, REG_EDX, 0x00000002, VENDOR_AMD , "Frequency ID Control"},
{ 0x80000007, 0, REG_EDX, 0x00000004, VENDOR_AMD , "Voltage ID Control"},
{ 0x80000007, 0, REG_EDX, 0x00000008, VENDOR_AMD , "THERMTRIP"},
{ 0x80000007, 0, REG_EDX, 0x00000010, VENDOR_AMD , "Hardware thermal control"},
/* { 0x80000007, 0, REG_EDX, 0x00000020, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000007, 0, REG_EDX, 0x00000040, VENDOR_AMD , "100 MHz multiplier control"},
{ 0x80000007, 0, REG_EDX, 0x00000080, VENDOR_AMD , "Hardware P-state control"},
{ 0x80000007, 0, REG_EDX, 0x00000100, VENDOR_INTEL | VENDOR_AMD , "Invariant TSC"},
{ 0x80000007, 0, REG_EDX, 0x00000200, VENDOR_AMD , "Core performance boost"},
{ 0x80000007, 0, REG_EDX, 0x00000400, VENDOR_AMD , "Read-only effective frequency interface"},
{ 0x80000007, 0, REG_EDX, 0x00000800, VENDOR_AMD , "Processor feedback interface"},
{ 0x80000007, 0, REG_EDX, 0x00001000, VENDOR_AMD , "APM power reporting"},
{ 0x80000007, 0, REG_EDX, 0x00002000, VENDOR_AMD , "Connected standby"},
{ 0x80000007, 0, REG_EDX, 0x00004000, VENDOR_AMD , "Running average power limit (RAPL)"},
/* Extended Feature Extensions ID (8000_0008h) */
{ 0x80000008, 0, REG_EBX, 0x00000001, VENDOR_AMD , "CLZERO instruction"},
{ 0x80000008, 0, REG_EBX, 0x00000002, VENDOR_AMD , "Instructions retired count support (IRPerf)"},
{ 0x80000008, 0, REG_EBX, 0x00000004, VENDOR_AMD , "XSAVE always saves/restores error pointers"},
/* { 0x80000008, 0, REG_EBX, 0x00000008, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000010, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000020, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000040, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000080, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000100, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000008, 0, REG_EBX, 0x00000200, VENDOR_INTEL , "WBNOINVD (Write back and do not invalidate cache)"},
/* { 0x80000008, 0, REG_EBX, 0x00000400, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00000800, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000008, 0, REG_EBX, 0x00001000, VENDOR_AMD , "Indirect Branch Prediction Barrier (IBPB)"},
/* { 0x80000008, 0, REG_EBX, 0x00002000, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000008, 0, REG_EBX, 0x00004000, VENDOR_AMD , "Indirect Branch Restricted Speculation (IBRS)"},
{ 0x80000008, 0, REG_EBX, 0x00008000, VENDOR_AMD , "Single Thread Indirect Branch Predictor (STIBP)"},
/* { 0x80000008, 0, REG_EBX, 0x00010000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00020000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00040000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00080000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00100000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00200000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00400000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x00800000, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x80000008, 0, REG_EBX, 0x01000000, VENDOR_AMD , "Speculative Store Bypass Disable (SSBD)"},
{ 0x80000008, 0, REG_EBX, 0x02000000, VENDOR_AMD , "VIRT_SPEC_CTL "},
/* { 0x80000008, 0, REG_EBX, 0x04000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x08000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x10000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x20000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x40000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x80000008, 0, REG_EBX, 0x80000000, VENDOR_AMD , ""}, */ /* Reserved */
/* SVM Revision and Feature Identification (8000_000Ah) */
{ 0x8000000A, 0, REG_EDX, 0x00000001, VENDOR_AMD , "Nested paging"},
{ 0x8000000A, 0, REG_EDX, 0x00000002, VENDOR_AMD , "LBR virtualization"},
{ 0x8000000A, 0, REG_EDX, 0x00000004, VENDOR_AMD , "SVM lock"},
{ 0x8000000A, 0, REG_EDX, 0x00000008, VENDOR_AMD , "NRIP save"},
{ 0x8000000A, 0, REG_EDX, 0x00000010, VENDOR_AMD , "MSR-based TSC rate control"},
{ 0x8000000A, 0, REG_EDX, 0x00000020, VENDOR_AMD , "VMCB clean bits"},
{ 0x8000000A, 0, REG_EDX, 0x00000040, VENDOR_AMD , "Flush by ASID"},
{ 0x8000000A, 0, REG_EDX, 0x00000080, VENDOR_AMD , "Decode assists"},
/* { 0x8000000A, 0, REG_EDX, 0x00000100, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00000200, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x8000000A, 0, REG_EDX, 0x00000400, VENDOR_AMD , "Pause intercept filter"},
/* { 0x8000000A, 0, REG_EDX, 0x00000800, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x8000000A, 0, REG_EDX, 0x00001000, VENDOR_AMD , "PAUSE filter threshold"},
{ 0x8000000A, 0, REG_EDX, 0x00002000, VENDOR_AMD , "AMD virtual interrupt controller"},
/* { 0x8000000A, 0, REG_EDX, 0x00004000, VENDOR_AMD , ""}, */ /* Reserved */
{ 0x8000000A, 0, REG_EDX, 0x00008000, VENDOR_AMD , "Virtualized VMLOAD/VMSAVE"},
{ 0x8000000A, 0, REG_EDX, 0x00010000, VENDOR_AMD , "Virtualized GIF"},
/* { 0x8000000A, 0, REG_EDX, 0x00020000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00040000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00080000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00100000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00200000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00400000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x00800000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x01000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x02000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x04000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x08000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x10000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x20000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x40000000, VENDOR_AMD , ""}, */ /* Reserved */
/* { 0x8000000A, 0, REG_EDX, 0x80000000, VENDOR_AMD , ""}, */ /* Reserved */
{ 0, 0, REG_NULL, 0, 0, NULL}
};
static const char *vendors(char *buffer, uint32_t mask)
{
char multi = 0;
buffer[0] = 0;
if (mask & VENDOR_INTEL) {
if (multi)
strcat(buffer, ", ");
strcat(buffer, "Intel");
multi = 1;
}
if (mask & VENDOR_AMD) {
if (multi)
strcat(buffer, ", ");
strcat(buffer, "AMD");
multi = 1;
}
if (mask & VENDOR_TRANSMETA) {
if (multi)
strcat(buffer, ", ");
strcat(buffer, "Transmeta");
multi = 1;
}
return buffer;
}
void print_features(const struct cpu_regs_t *regs, struct cpuid_state_t *state)
{
int leaf_checked = 0;
const struct cpu_feature_t *p = features;
struct cpu_regs_t accounting;
cpu_register_t last_reg = REG_NULL;
memcpy(&accounting, regs, sizeof(struct cpu_regs_t));
while (p && p->m_reg != REG_NULL) {
const uint32_t *reg;
uint32_t *acct_reg;
if (state->last_leaf.eax != p->m_level) {
p++;
continue;
}
if (state->last_leaf.ecx != p->m_index) {
p++;
continue;
}
reg = ®s->regs[p->m_reg];
if (!*reg) {
p++;
continue;
}
acct_reg = &accounting.regs[p->m_reg];
if (last_reg != p->m_reg) {
last_reg = p->m_reg;
switch(state->last_leaf.eax) {
case 0x00000001:
printf("Base features, %s:\n",
reg_name(last_reg));
/* EAX and EBX don't contain feature bits. We should zero these
* out so they don't appear to be unaccounted for.
*/
accounting.eax = accounting.ebx = 0;
break;
case 0x00000006:
accounting.ebx = accounting.edx = 0;
break;
case 0x00000007:
printf("Structured extended feature flags (ecx=%d), %s:\n",
state->last_leaf.ecx, reg_name(last_reg));
break;
case 0x00000014:
accounting.eax = 0;
break;
case 0x40000001:
printf("KVM features, %s:\n",
reg_name(last_reg));
break;
case 0x40000003:
printf("Hyper-V %sfeatures, %s:\n",
last_reg == REG_EBX ? "partition " : "",
reg_name(last_reg));
break;
case 0x40000004:
printf("Hyper-V implementation recommendations, %s:\n",
reg_name(last_reg));
/* EBX doesn't contain feature bits. We should zero these
* out so they don't appear to be unaccounted for.
*/
accounting.ebx = 0;
break;
case 0x40000006:
printf("Hyper-V hardware features detected and in use, %s:\n",
reg_name(last_reg));
break;
case 0x80000001:
printf("Extended features, %s:\n",
reg_name(last_reg));
/* EAX and EBX don't contain feature bits. We should zero these
* out so they don't appear to be unaccounted for.
*/
accounting.eax = accounting.ebx = 0;
break;
case 0x80000007:
if (p->m_reg == REG_EBX)
printf("RAS capabilities, %s:\n",
reg_name(last_reg));
else if (p->m_reg == REG_EDX)
printf("Advanced Power Management features, %s:\n",
reg_name(last_reg));
break;
case 0x80000008:
if (p->m_reg == REG_EBX) {
printf("Extended Feature Extensions:\n");
accounting.eax = accounting.ecx = accounting.edx = 0;
}
break;
case 0x8000000A:
if (p->m_reg == REG_EDX) {
printf("SVM Feature Flags:\n");
accounting.eax = accounting.ebx = accounting.ecx = 0;
}
break;
}
}
leaf_checked = 1;
if (ignore_vendor) {
if ((*reg & p->m_bitmask) != 0)
{
char feat[96], vendorlist[32];
snprintf(feat, sizeof(feat), "%s (%s)", p->m_name, vendors(vendorlist, p->m_vendor));
printf(" %s\n", feat);
*acct_reg &= (~p->m_bitmask);
}
} else {
if (((int)p->m_vendor == VENDOR_ANY || (state->vendor & p->m_vendor) != 0)
&& (*reg & p->m_bitmask) != 0)
{
printf(" %s\n", p->m_name);
*acct_reg &= (~p->m_bitmask);
}
}
p++;
}
if (leaf_checked && (accounting.eax || accounting.ebx || accounting.ecx || accounting.edx))
printf("Unaccounted for in 0x%08x:0x%08x:\n eax: 0x%08x ebx:0x%08x ecx:0x%08x edx:0x%08x\n",
state->last_leaf.eax, state->last_leaf.ecx,
accounting.eax, accounting.ebx, accounting.ecx, accounting.edx);
}