



# TOP SHEET

Revision 1




## FMC Mounting Holes




## FSM/FSA Mounting Holes




## Mounting Holes





## Kria JSOM mounting Hole



## Test Points



# DisplayPort GTR



Author: Chance Reimer  
SCH: APT-KRIA-FMC  
**ApotheoTech LLC**


Sheet: /Displayport/  
File: DisplayPort.sch

**Title: Mini DisplayPort Layout**


Size: A3	Date: 2022-01-04
KiCad E.D.A. kicad (5.1.10)-1	

Rev: 1.00  
Id: 2/20

Schematic from page 40/58 ZCU104



# SD 3.0



Author: Chance Reimer

SCH: APT-KRIA-FMC

**ApotheoTech LLC**

Sheet: /Micro\_SD/

File: Micro\_SD.sch

**Title: SD 3.0 Card**


Size: A4 Date: 2022-01-04

KiCad E.D.A. kicad (5.1.10)-1

**Rev: 1.00**

Id: 4/20

# SATA



Author: Chance Reimer  
SCH: APT-KRIA-FMC  
**ApotheoTech LLC**

Sheet: /SATA/  
File: SATA.sch

**Title: SATA 1 lane**

Size: A4  
KiCad E.D.A. kicad (5.1.10)-1


Date: 2022-01-04

Rev: 1.00


Id: 5/20

## JTAG, USB DBG


LDO for 5V VBUS to 3.3V VCCI0




## Reset Sequence for JTAG



FTDI USB Reset to Board




## FT4232HL PLL and PHY filtering




FT4232, refer to page 9 of Kria Carrier Board



Must copy Kria EEPROM for FTDI USB to JTAG




## FT4232HL Decoupling Caps



## Voltage level converters for JTAG and Status



## Kria JTAG Connector



Note DS593 page 17, Note 5  
Pin 13 is grounded on legacy Xilinx USB cables,  
they need to be detached from 2mm connector  
if FT4232H wants to communicate via JTAG

Author: Chance Reimer  
SCH: APT-KRIA-FMC  
**ApotheoTech LLC**  
Sheet: /UART\_JTAG/  
File: UART\_JTAG.sch

Title: JTAG for Kria and USB


Size: A2	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1		Id: 6/20



## Kria System Power


## POWER IN (PLUG OR CXP)

Note to self -> Make sure power supply is good for all parts  
(Ensure max power to device is at least 1.2 max draw)




Plug detect will force board to an off state if no plug  
is currently in the 12V In jack.  
This means we cannot have this tied here without a switch if we want to power via CoaXPress


## 12V Fan Header Kria Heatsink




5V Always On



## SOM\_5V0 Current Monitor




### 3V3 Always On



Supply  
 INA226 – 330uA typical supply  
 SI5332 – 70mA (page 22/76)  
 SI570 – 108mA (page 4/37)  
 SI570 – 108mA (page 4/37)  
 PIC – 350mA (max) page 738 of datasheet  
 Total powered devices – 636.33mA (max)



## SOM\_5V0 Decoupling Caps



# ALL MIPI CONNECTORS

## MIPI CSI-2 Connectors

Mipi PCB guidelines on Page 203/347 of UG 583



Author: Chance Reimer

SCH: APT-KRIA-FMC

ApotheoTech LLC

Sheet: /MIPI\_Conn/

File: MIPI\_Conn.sch

**Title: MIPI DSI and CSI-2 Connectors**

Size: A4 Date: 2022-01-04

KiCad E.D.A. kicad (5.1.10)-1


Rev: 1.00

Id: 8/20




# PIC18LF47K42-I/MV Reset for Kria Carrier

## PIC18LF47K42-I/MV Reset Pinout




## WatchDog Timer, EEPROM, and Power LED Signals


## Watchdog Timer




## EEPROM



## PS Error Status



## Power Status LEDs



Author: Chance Reimer  
SCH: APT-KRIA-FMC

**ApotheoTech LLC**

Sheet: /WD\_EEPROM\_PWR\_LED/  
File: WD\_EEPROM\_PWR\_LED.sch

Title: WatchDog, EEPROM, Power LED


Size: A3	Date: 2022-01-04
KiCad E.D.A. kicad (5.1.10)-1	

Rev: 1.00  
Id: 10/20

Rev: 1.00  
Id: 11/20


# Kria PS Power

## PS 3V3




4A output for PS 3V3 for DisplayPort

## PS 1V8



USB 3.0 uses PL 1V8 power supply

Pull Up Resistor for CC\_PS\_PG00D



Author: Chance Reimer

SCH: APT-KRIA-FMC

ApotheoTech LLC

Sheet: /PS Power/

File: PS\_Power.sch

**Title: PS Power for Kria SOM**

Size: A4 Date: 2022-01-04


KiCad E.D.A. kicad (5.1.10)-1

Rev: 1.00

Id: 12/20


# Kria PL Power

## PL 1V2




4A output for PL 1V2 for  
1A for HPA bank  
3A overhead for accessories

## PL 1V8




4A output for PL 1V8 for  
0.6A for SLVS-EC 1.8V

## PL 3V3




4A output for PL 3V3 for  
HDA 3V3 1A  
HDC 3V3 1A  
Raspberry Pi Cams, 1A max each

## SLVS-EC 3V8 for FRAMOS



0.6A for SLVS-EC  
 $(75/14 + 1) * 0.6 = 3.814V$


Pull Up Resistor for CC\_PL\_PG00D



Author: Chance Reimer SCH: APT-KRIA-FMC ApotheoTech LLC		
Sheet: /PL Power/ File: PL_Power.sch		
<b>Title: PL Power Kria</b>		
Size: A3	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1		Id: 13/20

# FRAMOS PixelMate(TM) Connector – SLVS–EC

## FRAMOS PixelMate(TM) Pinout SLVS–EC



Info about FRAMOS nomenclature:

FSM: Sensor Module

FSA: Sensor Module Adapter (has voltage specific for sensor)

FPA: Processing Board Adapter

FSA for SLVS–EC is on page 30/62

(Connector J1 to FPA, which is this board)

Page 32 includes Amp draw

3V8VDD has 0.3A draw per pin, max 0.6A

1V8VDD has 0.3A draw per pin, max 0.6A


All GPIO and connection pins are

LVCMS18 (1.8V)


SLVS–EC has no clock line

Stands for SLVS– Embedded Clock

## Decoupling Caps



## Pull up Resistors



Author: Chance Reimer

SCH: APT–KRIA–FMC

**ApotheoTech LLC**

Sheet: /FRAMOS PixelMate(TM) Connector – SLVS–EC/

File: SLVS–EC\_FRAMOS.sch

**Title: FRAMOS PixelMate(TM) Connector – SLVS–EC**

Size: A4

Date: 2022–01–04


**Rev: 1.00**

KiCad E.D.A. kicad (5.1.10)–1

Id: 14/20


# Buttons, Shutdown, and Mode switch

## FWUEN BUTTON



## MODE SWITCH

Read Page 30 UG1091, MODE pins are tied to 1.8V on SOM.  
Switches will leave the pins floating, and ground them when turned "on"



NOTE: PRODUCTION SOMS ARE SHIPPED WITH NO CONTENT ON QSPI  
THUS BSP MUST BE USED WITH A SINGLE BOOT DEVICE!  
(Source: <https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/1641152513/Kria+K26+SOM#SD-Card-Images>)  
Go to Petalinux board support Packages Table

Note Boot Mode in UG1091 references UG1283, and UG1283 describes how to create boot image for EITHER QSPI or SD CARD.  
Must use Mode pins to select which device to boot from

Note Boot Mode from Mode Pins  
We are Interested in  
boot\_mode <= 4'b0, (JTAG)  
boot\_mode <= 4'b0010 (QSPI 32bit)  
boot\_mode <= 4'b0101(MIO[51:43])

## SHUTDOWN



Author: Chance Reimer

SCH: APT-KRIA-FMC

**ApotheoTech LLC**

Sheet: /Buttons\_Shutdown\_MODE/

File: Buttons\_Shutdown\_MODE.sch

**Title: Buttons, Mode pins, Shutdown**

Size: A4

Date: 2022-01-04



Rev: 1.00

KiCad E.D.A. kicad (5.1.10)-1

Id: 15/20



# Barometer and IMU



Author: Chance Reimer  
SCH: APT-KRIA-FMC  
**ApotheoTech LLC**  
Sheet: /Baro\_IMU/  
File: Baro\_IMU.sch


**Title:**

Size: A4	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1		Id: 16/20


# FMC POWER

(VADJ, 3.3V, and 12V lines from Kria SOM)


## FMC VADJ (1.2, 1.5, 1.8V)



## Decoupling Caps FMC




## FMC\_3V3




# Clocking for Kria/Camera MCLK/SYSCLK

## Clock Generator




## User Clk for Kria 200MHz for MIPI DPHY



New Note: Looks like on Kria board they put 1.8V LVDS signal to the input pins of FPGA HPC side even if it isn't right standard. Use the programmable for HPC where 1.8V will support LVDS 1.8V, and we'll just use the 200MHz for HPB, which will be at 1.2V



PS: Note: Do not use 1.8V LVDS signal to the input pins of FPGA HPC side even if it isn't right standard. Use the programmable for HPC where 1.8V will support LVDS 1.8V, and we'll just use the 200MHz for HPB, which will be at 1.2V

## Programming Connector For Clock Generators




## I2C Mux for Kria Clock Gens

Page 27 of DS987  
Refers that MIO banks are fixed at 1.8V,  
MIO banks are supplied by Kria SOM







FMC Connector


Modified HPC connection



The TX and RX are in respect to the carrier (Kria S0M)



JTAG Voltage Level Shifter (1.8V to 3.3V)



C2M → RX for Kria module  
M2C → TX for Kria module

