
TOP SHEET






Author: Chance Reimer SCH: APT-KRIA-FMC ApotheoTech LLC Sheet: / File: APT-KRIA-FMC.sch Title: Top Sheet Size: A2 Date: 2022-01-04 KiCad E.D.A. kicad (5.1.10)-1 **Rev: 1.00** Id: 1/20









DisplayPort GTR






Author: Chance Reimer
SCH: APT-KRIA-FMC
ApotheoTech LLC
Sheet: /DisplayPort.sch

Title: Mini DisplayPort Layout
Size: A3 Date: 2022-01-04 Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1 Id: 2/20



SD 3.0




Author: Chance Reimer SCH: APT-KRIA-FMC


ApotheoTech LLC

Sheet: /Micro_SD/ File: Micro_SD.sch


	SD		

Size: A4	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A.	kicad (5.1.10)-1	ld: 4/20





Kria System Power



Author: Chance Reimer
SCH: APT-KRIA-FMC

ApotheoTech LLC
Sheet: /System Power Kria/
File: Power_Kria.sch

Title: System Power for Kria SOM

Size: A2 Date: 2022-01-04 Rev: 1.00


KiCad E.D.A. kicad (5.1.10)-1 Id: 7/20


ALL MIPI CONNECTORS

Referenced from https://www.arducam.com/raspberry-pi-camera-pinout/ And from CM4IOV5 schematic for MIPI connectors

MIPI CSI-2 Connectors

Mipi PCB guidelines on Page 203/347 of UG 583





Author: Chance Reimer
SCH: APT-KRIA-FMC


ApotheoTech LLC
Sheet: /MIPI_Conn/
File: MIPI_Conn.sch

Title: MIPI_DSI and CSI-2 Connectors


 Size: A4
 Date: 2022-01-04
 Rev: 1.00

 KiCad E.D.A. kicad (5.1.10)-1
 Id: 8/20

PIC18LF47K42-I/MV Reset for Kria Carrier




CORTEX JTAG/SWD (10 pin mini)



Refer to ICD4/PICkit 4 Target Adapter Board Cortex JTAG/SWD (10 pin mini) which this is based off of

Refering to sheet 8/9 for Curiosity HPC for a reference pinout (RB7 for data, RB6 for clock)

CC_PL Voltage Changes



Note CC_P^* _PGOOD is 5V high (when high CC_P^* _PGOOD_LS is low (inverse relationship with CC_PL_GOOD)


Voltage Level Conversion

* SD reset is 3.3V nominal, no change


* Raspberry Pi Resets are 3.3V nominal, no change

* Use 1.8V from PS voltage supply for reference voltage conversion


* USB reset is 1.8V nominal,



Decoupling Caps




Reset Button



PS POR B

Pull up, DIR high is translation from A to B Want POR_B to be controlled by carrier card, it is held in reset until PS side is good Refer to p age 24 of UG1089 Once CC_PS is good, check the PS_POR_B to reset all PS reliant domains



Author: Chance Reimer SCH: APT-KRIA-FMC


ApotheoTech LLC

Sheet: /Kria_Reset/ File: Kria_Reset.sch


Title: IGLOO nano Reset for Kria Carrier


Size: A3	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A. k	cad (5.1.10)-1	ld: 9/20

WatchDog Timer, EEPROM, and Power LED Signals



PS Error Status





Author: Chance Reimer SCH: APT-KRIA-FMC

ApotheoTech LLC

Sheet: /WD_EEPROM_PWR_LED/ File: WD_EEPROM_PWR_LED.sch

Title: WatchDog, EEPROM, Power LED


 Size: A3
 Date: 2022-01-04
 Rev: 1.00

 KiCad E.D.A. kicad (5.1.10)-1
 Id: 10/20

Kria SOM240-1 GTR, HPIO Banks 66, MIO banks, HDIO bank 45

Remember Chance, We are the Carrier on this design C2M \rightarrow RX for Kria module M2C \rightarrow TX for Kria module


Note, to support MIPI pin standard, VCCO must be 1.2V (Page 143, UG571)



SOM 5VO Decoupling


Kria PS Power

PS 3V3




4A output for PS 3V3 for DisplayPort

PS 1V8



Pull Up Resistor for CC_PS_PGOOD



Author: Chance Reimer SCH: APT-KRIA-FMC


ApotheoTech LLC


Sheet: /PS Power/ File: PS_Power.sch


Title: PS Power for Kria SOM


Size: A4	Date: 2022-01-04	Rev: 1.00
KiCad E.D.A. ki	cad (5.1.10)-1	ld: 12/20











Author: Chance Reimer
SCH: APT-KRIA-FMC


ApotheoTech LLC
Sheet: /PL Power/
File: PL_Power.sch

Title: PL Power Kria

Size: A3 Date: 2022-01-04 Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1 Id: 13/20

FRAMOS PixelMate(TM) Connector - SLVS-EC





GND


GND

Info about FRAMOS nomenclature:
FSM: Sensor Module
FSA: Sensor Module
FSA: Sensor Module Adapter (has voltage specific for sensor)
FPA: Processing Board Adapter
FSA for SLVS—EC is on page 30/62
(Connector J1 to FPA, which is this board)
Page 32 includes Amp draw
3V8VDD has 0.3A draw per pin, max 0.6A
1V8VDD has 0.3A draw per pin, max 0.6A
All GPIO and connection pins are
LVCMOS18 (1.8V)
SLVS—EC has no clock line
Stands for SLVS—Embedded Clock

Decoupling Caps



Pull up Resistors



Edit -> Have SCK and XCE and SDA pulled to PL 1V8 to allow for I2C or SPI communication Pull down MISO so it does not float

Author: Chance Reimer SCH: APT-KRIA-FMC

ApotheoTech LLC

Sheet: /FRAMOS PixelMate(TM) Connector - SLVS-EC/

File: SLVS-EC_FRAMOS.sch

Title: FRAMOS PixelMate(TM) Connector — SLVS—EC

 Size: A4
 Date: 2022-01-04
 Rev: 1.00

 KiCad E.D.A. kicad (5.1.10)-1
 Id: 14/20

Buttons, Shutdown, and Mode switch


FWUEN BUTTON S2 B3U-1000P 1 K A 2 C258 0.1uF 25V

SHUTDOWN



MODE SWITCH

Read Page 30 UG1091, MODE pins are tied to 1.8V on SOM, Switches will leave the pins floating, and ground them when turned "on"



NOTE: PRODUCTION SOMS ARE SHIPPED WITH NO CONTENT ON QSPI
THUS BSP MUST BE USED WITH A SINGLE BOOT DEVICE!
(Source: https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/1641152513/Kria+K26+SOM#SD-Card-Images)
Go to Petalinux board support Packages Table

Note Boot Mode in UG1091 references UG1283, and UG1283 describes how to create boot image for EITHER QSPI or SD CARD. Must use Mode pins to select which device to boot from

Note Boot Mode from Mode Pins We are Interested in boot_mode <= 4'b0, (JTAG) boot_mode <= 4'b0101 (QSPI 32bit) boot_mode <= 4'b0101(MI0[51:43])

> Author: Chance Reimer SCH: APT-KRIA-FMC


ApotheoTech LLC

Sheet: /Buttons_Shutdown_MODE/ File: Buttons_Shutdown_MODE.sch

Title: Buttons, Mode pins, Shutdown


 Size: A4
 Date: 2022-01-04
 Rev: 1.00

 KiCad E.D.A. kicad (5.1.10)-1
 Id: 15/20




FMC POWER


FMC VADJ $(1.2,\ 1.5,\ 1.8 m V)$ Page 73/95 ZCU106 Schematic for Reference




FMC_3V3



Decoupling Caps FMC



FMC_12V



Author: Chance Reimer SCH: APT-KRIA-FMC


ApotheoTech LLC

Sheet: /FMC_PWR/ File: FMC_PWR.sch


Title: FMC Power (VADJ, 3.3V, and 12V filt)


Size: A3 Date: 2022-01-04 KiCad E.D.A. kicad (5.1.10)-1


Clocking for Kria/Camera MCLK/SYSCLK




FMC Connector









JTAG Voltage Level Shifter (1.8V to 3.3V)








C49 0.1uF GND DIR is high, goes from A to B Referenced from VCCA (3.3V here)

Author: Chance Reimer
SCH: APT-KRIA-FMC
ApotheoTech LLC
Sheet: /FMC_Carrier_Conn/
File: FMC_Carrier_Conn.sch

Title: FMC Connection
Size: A2 Date: 2022-01-04 Rev: 1.00
KiCad E.D.A. kicad (5.1.10)-1 Id: 19/20

Kria SOM240-2 GTH, HPIO Banks 65, 64, and HDIO Bank 43, 44

Remember Chance, We are the Carrier on this design C2M -> RX for Kria module M2C -> TX for Kria module



Author: Chance Reimer

SCH: APT-KRIA-FMC

ApotheoTech LLC

Sheet: /SOM240_2/
File: SOM240_2.sch

Title: SOM240_2 Kria Connector (GTH and Banks 65, 64, and 43)

Size: A3 Date: 2022-01-04 Rev: 1.00

KiCad E.D.A. kicad (5.1.10)-1 Id: 20/20