

Dataflow HDL	DFiant		
High-level RTL	Chisel, SpinalHDL, VeriScala, PyRTL, Migen, MyHDL, Bluespec, Cx		
RTL	VHDL, Verilog, SystemVerilog		
Netlist/Gate-level Components, Instances, Ports, Wire Connections, Hierarchy/Flat/Folded	* <u>Combinational Operations</u> : Arithmetic, Logic, Conditional * <u>Registers</u> : Pipeline, Path-Balance, Derived State, Regular State, Time Delay, Clock Gen, Synchronizer * <u>Clocks</u> : External, PLL (via blackbox) * <u>Resets</u> : Async, Sync, Active High/Low	<i>RTL foundations do not change, but hardware is easier to generate or can be implicit like clocks and resets</i>	* <u>Ordered Operations</u> : Arithmetic, Logic, Conditional * Dataflow History Access * Auto Pipelining, Auto Flow-Control * Timers