Not available or is heavily handicapped				8	٠ ٥	VivadoHLS, LegUp, Catapult, Synphony, HercuLeS, OpenCL, MaxJ
✓ Mostly available but also with noticeable limitations		egend	70	ols 8	30E	DFiant
✓ Mostly available with almost no limitations			1	andi		Chisel, SpinalHDL, PyRTL, Migen, MyHDL, Bluespec, Cx, JHDL
√+ Exemplary capabilities						VHDL, Verilog, SystemVerilog
Property Group	Properties	The second secon	2/4	704/14	A. 1.	Comments
Hardware Design Fundamentals	Concurrent Semantics	✓	✓	√	✓	RTL semantics are based on clock-scheduled concurrency. HL-RTL semantics describe hardware construction and are therefore concurrent. DF-HDL semantics are dataflow-based which means that independent paths are concurrent and dependent paths are sequenced together. Most HLS languages are inherently sequential, and special pragmas and tooling allow concurrent and pipelined synthesis.
	Bit Accurate Type Safety	≠	√ +	✓	√	Some HLS languages do not support bit accurate types. DFiant is embedded in Scala which is a type-safe language. DFiant has implemented special type-level macros reflect bit-accurate type errors to the Scala presentation compiler, which in turn provides error positions and messages to the editor. This provides an immediate visible indication of most errors, and thus increases productivity.
	Clear Synthesizability	×	✓	✓	×	RTL and HLS languages were developed for simulation and software development, respectively, and only later were adopted for hardware synthesis. Consequently, these languages include significant unsynthesizable syntax that confuses hardware developers. Contrarily, DFiant and many HL-RTL languages focus on hardware construction syntax that is inherently synthesizable.
	Hierarchy, Composition, IO Ports, Connectivity, RTL Blackbox Interface,Top Design	≠	√ +	√ +	✓	HLS languages offer only limited connectivity and are not designed for top-level hardware description. DFiant and Some HL-RTL languages surpass the capabilities of RTLs by allowing direct connection between sibling components and even between ports at different hierarchy levels.
	Combinational/Sequential Expressions	✓	✓	✓	✓	HLS is sometimes too high-level to allow direct developer control over combinational and sequential paths. However, such a control is rarely required in HLS application domains.
	Clock and Reset Management	\checkmark	≠	√	✓	HLS offers very limited clock and reset management capabilities due to its abstraction. We have yet to implement multiple-clock domains capabilities in DFiant, but we see no limitation to have equivalent RTL-control with the proper constraints.
Design Abstraction & Automation	State Abstraction	√	√ +	×	×	RTLs and HL-RTLs express a state as a register. HLS languages abstract over registers and provide a construct to express a global/static variable which is considered a state. DFiant also abstracts over registers, but also abstracts over explicit state declaration. Thanks to its dataflow ordered semantics, DFiant generates a state only if the developer accesses a stream's token history.
	Time Abstraction	×	≠	×	×	HLS rarely provides time abstraction (e.g., no UART is written in HLS). DF-HDLs have Timer constructs that provide the necessary abstraction, but we have yet to implement them in DFiant.
	Auto-Balanced Manual Pipelining	←	✓	×	×	DFiant supports manual user pipelining constraint tag to be applied on selective junctions in the design. The DFiant compiler will make sure that all joined/forked paths are properly balanced.
	Automatic Pipelining	√ +	√	×	×	HLS and DFiant support automatic pipelining and automatic flow control. However, DFiant is an HDL
	Automatic Flow-Control	√ +	√	\ *	*/	and does support control loops. Instead, control loops are explicitly described as state machines and
	Control Loop Pipelining	√ +	×	*	*	therefore manually scheduled for better performance.
Meta- Programming Post-Design Capabilities	Conditional & Looped Gen.	V	∀	V	V	DF-HDLs and HL-RTLs that are embedded inside rich modern languages benefit from very advanced
	Recursive Construction	V	V +	V	×	(synthesizable) meta-programming capabilities. DFiant has an advantage since when regards to recursive construction calls because they do not affect the dataflow dependency, so a (finite) recursive call is
	Inheritance/Typeclasses	-	V	V	×	inherently inlined into the proper dependency tree.
	Polymorphic Interfaces	₩	V	V		Our focus in this paper is on synthesizable hardware description. However, legible RTL output,
	Legible RTL Output	√	V	V	√	simulation, verification, and debugging capabilities are also very important for a complete hardware
	Simulation	√ +	*	√ +	V	development process. HLS and HL-RTL tooling provide higher-level fast simulation methods. Currently,
	Verification	V	*	V	V	DFiant only has selective simulation constructs to for RTL-based simulation. However, it is possible to
	Debugging Ones Serves	V	*	V	V	produce a dedicated backend for a high-level actor-based simulation process.
Properties	Open Source	*	V	V	V	Other design tool and language properties that affect adoption are their open/closed source status,
	Maturity	V	×	\	V	maturity, documentation level and overall familiar ergonomics to existing developers. Since DFiant has
	Documentation Familiar Ergonomics	∨	X	≠	✓	unique semantics and since it is still at an embryonic stage of development, its adoption process may take a long while, despite clear advantages it seems to possess.
	Familiar Ergonomics	₩	₩	₩	V	