Use Case	Design Source	Pipeline	Max	LUTs		LoC		DFiant	Hardware	Comment
		Latency	Freq.	[#]	[#]	[#]	Reduction		Proven	
		[Cyc]	[MHz]				[%]	Method		
AES Cypher	DFiant	38	442	3782	11437	334	64	Automatic	Yes	Three key widths supported. Compared at 128-
	Hsing Core	21	454	11103	5386	922		Automatio	163	bit.
FP Multiplier	DFiant	23	354	3733	2246	180	4/	Automatic	Yes	
	Lundgren Core	24	322	3744	1633	340			165	
Two-Stage RISC-V	DFiant	2	117	1345	1025	557	-79	Manual	VAC	The RTL code registers are inferred differently
	Samsoniuk Core	2	103	1163	161	311				and are mapped to LUTRAM.
CRC	DFiant	NA	217	23	17	41	60	Not	No	Compared with the parallel CRC module at 16-
	Drange Core	NA	217	23	17	103		Applicable	NO	bit polynomial and 16-bit data input.
Fibonacci Gen	DFiant	NA	339	32	30	8	74	Not	No	
	ExampleProblems	NA	339	32	30	31		Applicable	140	
Sequence Detector	DFiant	NA	567	5	3	32	56	Not	No	Change is due different FSM state encoding
	FPGA4Student	NA	577	6	6	73		Applicable	.10	inference (one-hot or not)
Moving Average 4x4	DFiant	2	226	217	299	19	74	Manual	No	
	Our RTL	2	226	217	299	72				
Bitonic Sort Network	DFiant	0	33	3424	0	36	60	None	No	
	VLSICoding	0	33	3424	0	90			NO	
Priority Encoder	DFiant	0	178	154	0	10	52	Mana	Ma	Compared at 128-bit input
	Kaufmann Core	0	178	154	0	21		None	No	