× Bad				Q	L ,	VivadoHLS, LegUp, Catapult, Intel OpenCL, MaxJ,
✓ Nice			4.0	ols &	age:	DFiant
✓ Good			70	"Var		Object Oping HDL Di-DTL Miner Mid IDL Diverges On
			上	0	//	Chisel, SpinalHDL, PyRTL, Migen, MyHDL, Bluespec, Cx
+√ Very Good						/ VHI II Varilog System/arilog
Property Group	Properties	H		704, 14	A7. 77	Comments
Fundementals	Concurrent Semantics	←	√	✓	\checkmark	
	Bit Accurate Type Safety	✓	√ +	✓	\checkmark	
	Clear Synthesizability	×	√	✓	×	Legal language syntax, but illegal for synthesis purposes
	IO Ports & Connectivity	✓	√ +	√ +	\checkmark	
	Hierarchies & Compositions	✓	√ +	√ +	\checkmark	
	RTL/Netlist Blackbox Interface	✓	√	✓	\checkmark	
	Clock and Reset Management	✓	←	✓	\checkmark	
	General Purpose Top-Level Design	×	√	✓	\checkmark	
Design Abstraction & Automation	State Abstraction	✓	\checkmark	×	×	
	Time Abstraction	×	←	×	×	
	Auto-Balanced Manual Pipelining	✓	\checkmark	×	×	
	Automatic Pipelining	√ +	\checkmark	×	×	
	Automatic Flow-Control	√ +	\checkmark	✓	×	
	Control Loop Pipelining	√ +	×	×	×	
Meta- Programming	Conditional & Looped Generation	✓	\checkmark	<	√	
	Recursive Construction	✓	\checkmark	✓	×	
	Inheritance/Typeclasses	×	\checkmark	✓	×	
	Polymorphic Interfaces	✓	\checkmark	\checkmark	→	
Post-Design Capabilities	Legible RTL Output		\checkmark		√	
	Simulation	\checkmark	←			
	Verification	\checkmark				
	Debugging		\checkmark			
Other Properties	Open Source	×	\checkmark	✓	√	
	Maturity	✓	×	←	\checkmark	
	Documentation	✓	×	←	\checkmark	
	Familiar Semantics	✓	×	✓	✓	