Eleven advanced cache optimizations:

- 1. Small and simple caches [hit time neduction technique]
 - -> small cache helps the hit time and hence smaller hardware is fasten.
 - -> Keep the cache small enough to fit on the same chip as the processor.
 - -> Avoid time benalty of going off chip.
 - -> Keep the cache simple.
 - It overlaps the tag check with the transmission

2. Day prediction:

- -> It is a method to combine fast hit time of direct mapped & have the lower conflict misses of 2-way SA cache.
- -> Block predictor bits are added to each block of
 - I These bits select which of the blocks to tory on next cache access.
 - > Mux is set early to select desired block.
 - -> Only a single lag comparisson is performed.
 - * if a tag matches, predicted block neturned in 1 cycle.
 - * if tag fails, nest of the block checked in second cycle

3. Trace caches:

- > Higher ILP needs instructions every cycle. 80, the solution for this is trace caches.
- -> Trace caches contains dynamic trace of executed instructions.
- -> Branch prediction is now implemented by cache.
- Better utilization of long blocks in instruction trace caches.
- Drawback of trace cache is that instructions may appear multiple times in multiple dynamic trace due to different branch outcomes.
- > key idea is to fack multiple non contiguous basic blocks into one continuous cache trace line.

4. Pépelined Cache Access:

- -> fipelined cache access to maintain bandwidth, but to have higher latency.
- Instruction cache pipeline stages:

Pentium: 1 stage Pentium Pro through pentium 111:2 stages Pentium 4:4 stages.

J Greater penalty on mispredicted branches.

J More clock cycles between issue of load & use of data

Non-blocking caches to (inclease cache bandwidth)

- -> Pipelined computers that allow out of onder completion, the processor need not stall on a data cache miss.
- A Processor would continue fetching instructions from the instruction cache while waiting for the data cache to return the missing data

- I Thus non-blocking cache allows data cache to continue to supply cache hits during a miss.
- -> cache may further lower the effective miss penalty if it can overlap multiple misses.
- I But it is hard to measure miss penalty due to overlap of hits & misses.

6. Multibalanced caches:

- To Divide cache into independent banks that can supposit simultaneous accesses.
- -> Banking works best when the accesses naturally spread themselves across the banks!
- -> mapping of addresses to banks:
 - -> spread the addresses of the banks sequentially actoss the banks.
 - > called as 6 sequentlal interleaving?.

1. Critical word first: [to reduce miss penalty]

- -> cache block size tends to increase to exploit spatial locality.
- -7 Any given reference needs only one word from a multi word block.
- S CWF fetches nequested word first & sends it to
- 5 Processor continues execution while nest of the block is fetched.
- 5 Early restand: Fetches words in the order stored in the block as soon as critical word arriver, sends to processor & processor restants.

- 8) Merging write buffer: [To reduce miss penalty]
- > Processoon blocks on write if write buffer is full.
- -> Processon checks write address with address in worlte buffer.
- -> Processon merges writes to some address if address is present in write buffer.
- -> victim caches: Tiny cache holds evicted cache block.
- -> On a subsequent cache miss, check the victim cache for the derived data before going to lower level memory

9) Compiler optimizations

-> code and data nearrangement:-

code can easily be nearranged without affecting correctness code Optimization aims for better efficiency from language long cache blocks. Aligning basic blocks so that the entry point is at the beginning of a cache block decreases the chance of a cache miss for sequential code.

-> Loop interchange:

Simply exchanging the nesting of loops can make the code access the data in the order they are sorted This technique reduces cache miss by improving spatial locality. (after)

Ex: (Before)

for (j=0; j (100; j++) for (i=0; i(1000; i++) 212(1)[j] = 2+x(i)[j]

for (i=0; i< 1000; i++) for (j=0; j<100; j++) 2(1)[] = 2+ 2([][]).

- 10) Hardware prefetching of instructions:
 - Both instructions and data can be prefetched, either olirectly to cache or to external buffer. Typically processor fetches two blocks on a miss, the required block & the executive block. The nequired block is placed in the executive code che when it returns, prefetched block is placed in the instruction stream buffer, block is placed in the instruction stream buffer, If the requested instruction is there, in the stream buffer & the next prefetch. nequest is
- 11) Compler Controlled prefetching:
- > compiler inserts prefetching instructions to request data before the processor needs it.
- -> Non-faulting: Prefetch doesnot cause exceptions.
- -> 2 types:
 - 2) Register prefetch:

loads data into negisteen <u>Esc:</u>- HP, PA-RISC loads.

il) cache prefetch: loads data into cache. Ex:-MIPS.

Esc:- foor (1=0; i(N; i++)

frefetch(& a[i+P]);

prefetch(& b[i+P]);

sum += a[i] & b[i];

3