	USN	
	NMAM INSTITUTE OF TECHNOLOGY, NITTE (An Autonomous Institution affiliated to VTU, Belgaum) VII Sem B.E. (CSE) Mid Semester Examinations – I September 2012	
	CS702 – ADVANCED COMPUTER ARCHITECTURE	
ation	n: 1 Hour Max. Marks:	20
	Note: Answer any One full question from each Unit.	
	Unit – I	
a)		5
b)	State and explain Amdhal's law. Derive an expression for overall speedup of a computer?	5
a) b)	Explain with diagram how parallel architectures are classified according to Flynn's classification. Give examples for each type of architecture. In a graphics processor, suppose FP square root (FPSQR) is responsible for 20% of the execution time of a critical graphics benchmark. To achieve speedup, one proposal is to enhance the FPSQR hardware and speed up this operation by a factor of 10. The other alternative is just to try to make all FP instructions in the graphics processor run faster by a factor of 1.6; FP instructions are responsible for half of the execution time for the application. The design team believes that they can make all FP instructions run 1.6 times faster with the same effort as required for the fast square root. Compare these two design alternatives and state which one is better.	5
	Unit – II	
a)	With block diagram explain the MIPS pipeline clearly specifying the operations performed	6
b)	on each stage of the pipeline. Suppose that data references constitute 40% of the mix, and that the ideal CPI of the	0
ינט	pipelined processor, ignoring the structural hazard, is 1. Assume that the processor with	
	the structural hazard has a clock rate that is 1.05 times higher than the clock rate of the	
	processor without the hazard. Disregarding any other performance losses, is the pipeline	4
	with or without the structural hazard faster, and by how much?	4

5

5

4. a) What do you mean by pipeline Hazard? Explain data hazard and control hazards in a 5 stage pipeline?

Duration: 1 Hour

b) For the following reservation table of a nonlinear pipeline find the minimal average latency (MAL) for a collision free scheduling.

	1	2	3	4	5	6	7	8
S_1	×					×		X
S ₂		X		X				
S ₃			X		×		X	

								U	SN									
		NI (A VII Sem B.E	MAM I n Autor L. (CSI	nomo	us In:	stituti	on aff	filiated	to V	TU,	Belga	aum,)	er 2	201:	3		
			CS70	02 – A	DVAN	CED C	COMPL	JTER A	RCHI	TECT	URE							
ıra	tion:	1 Hour													Max	. Mai	rks:	20
		^	Vote: A	nswe	r any	One	full qu	uestior	r fror	n ea	ch U	nit.						
							Unit	1-1										
	a)	With block diag	rams ex	plain	the sh	nared	memo	ory mul	tiprod	cesso	or arc	hitec	ture	S.				5
	b)	What is the sig Explain how SF					progra	ams? E	xpla	in bri	efly t	he S	PEC) be	ench	mark	(S.	5
2.	a) b)	Based on Amda expression for a Suppose we han Freque Average Average Frequer CPI of F	overall size mad ncy of F e CPI of e CPI of ncy of F FPSQR o design	peedile the FP operation of their operation of their operation ope	up of followeration perations instructions instructions erroatives	a coming mans = 25 ons = 5 uction fations = 20 ves to	nputer neasur 5% 4.0 s = 1.3 s=2%	? rements 33 ease th	s on a	a prod	cesso	or: e. Ti	he f	irst	one	e is	to	5
		all FP operation												1072	100			
		performance ed	quation.															5
							Uni	t – II										
3.	a) b)	Explain with blo For the followin (MAL) for a coll	ng reser	vation	ı table	of a	pe of i	instruct	ions eline	are e find t	xecut the m	ted o inima	n a f al av	MIP era	S pip ge la	oelin itenc	e. ;y	6
				1	2	3	4											
	-		S1	X			X											

4. a) Explain data hazard with an example. Show how data forwarding can be used to overcome the data hazard.

Χ

X

S2

S3

b) Suppose that data references constitute 40% of the mix, and that the ideal CPI of the pipelined processor, ignoring the structural hazard, is 1. Assume that the processor with the structural hazard has a clock rate that is 1.05 times higher than the clock rate of the processor without the hazard. Disregarding any other performance losses, is the pipeline with or without the structural hazard faster, and by how much?

5

5

USN	
NMAM INSTITUTE OF TECHNOLOGY, NITTE (An Autonomous Institution affiliated to VTU, Belgaum) VII Sem B.E. (CSE) Mid Semester Examinations – I, September 2014	
CS702 – ADVANCED COMPUTER ARCHITECTURE	
: 1 Hour Max. Marks:	20
Note: Answer any One full question from each Unit.	
Unit – I	
Explain Amdahl's law	6
Consider a web servicing technique. The new processor is 10 times faster on computation	
in the web servicing application than the original processor. Assuming that the original	
processor is busy with computation 40 % of the time and is waiting for I/O 60% of the time.	
What is the overall speed up gained by incorporating the enhancement?	4
- Barton -	
Explain process performance equation	4
Shared memory multiprocessor uses various models.Explain	6

10

6

Unit - II

Draw and explain the five stages of pipeline using pipeline registers

on: 1 Hour

3)

3)

How to minimize data hazards

How an instruction flows through the data path for unpipeline MIPS

VI ILVINOLOGI, NIIIE

(An Autonomous Institution affiliated to VTU, Belagavi)

VII Sem B.E. (CSE) Mid Semester Examinations - I, September 2015

12CS702 - ADVANCED COMPUTER ARCHITECTURE

Duration: 1 Hour

Max. Marks: 20

Note: Answer any One full question from each Unit.

		one full question from each Unit.		
		Unit – I	Marks	BT*
1.	a)	Define and explain Amdahl's law	06	L*2
	b)	Suppose we have made the following measurements: Frequency of Floating point(FP) operations = 25% Average CPI of FP operations = 4.0 Average CPI of other instructions = 1.33 Frequency of Floating Point Square Root(FPSQR) = 2% CPI of FPSQR = 20 The two design observations are the largest transfer of the second of the	00	
		The two design alternatives are to decrease the CPI of FPSQR to 2 or decrease the average CPI of all FP operations to 2.5. Compare FP and FPSQR design alternatives using processor performance equation		
		equation	04	L4
2.	a)	Explain various shared memory multi processor models with neat diagram	06	L2
		Suppose you are on the design team for a new processor. The clock runs at 200 Mhz. we assume that the processor only executes one instruction at a time. The following table gives instruction fraguencies for CREO.		

time. The following table gives instruction frequencies for SPEC Benchmark S_B.

Instruction Type	Frequency	Cycles	
Load and Store	30%	6 Cycles	
Arithmetic	50%	4 Cycles	
instructions	All others	20%	3 Cycles

		(i) Calculate average clock cycles per instruction.(ii) Determine the native MIPS processor speed for the benchmark in millions of instructions per second?	04	L5
		Unit – II		
3.	a)	Define Pipelining. Explain the simple implementation of MIPS data path.	06	L2
	b)	Analyze the following instructions and justify whether data hazard can be overcome using forwarding technique. LD R1, 0(R2) DSUB R4, R1, R5 AND R6, R1, R7 OR R8, R1, R9	04	L4

Consider the following pipeline reservation table.

	1	2	3	4	5	6	7	8
S1	X	200			aşid Bai	X		X
S2		X		X				
S3			Х		Х		Х	77.000

- (a) What are the forbidden latencies?
- (b) Draw the state transition diagram.
- (c) List all the simple cycles and greedy cycles.
- (d) Determine the optimal constant latency cycle and the minimal average latency.
- (e) Let the pipeline clock period be τ = 20 ns. Determine the throughput of the pipeline.

BT* Bloom's Taxonomy, L* Level

10

JSN [T			- 1
1014				

NMAM INSTITUTE OF TECHNOLOGY, NITTE

(An Autonomous Institution affiliated to VTU, Belagavi)

VII Sem B.E. (CSE) Mid Semester Examinations - I, September 2017

14CS702 - ADVANCED COMPUTER ARCHITECTURE

Duration: 1 Hour

Max. Marks: 20

Note: Answer any One full question from each Unit.

		Unit – I	Marks	BT*
1.	a)	State Amdahl's law. Explain the CPU Performance Equation.	6	L*2
	b)	Differentiate between concurrent and parallel execution.	4	L5
2.		Explain shared memory multiprocessors.	6	L4
	b)	Define benchmarks Identify its types and give examples.	4	L1

Unit - II

3. a) Consider the three-stage pipelined processor specified by the following reservation table.

	l	2	3	4	5	6	7	8
Sı	X					X		X
52		X		X				
S			X		X	-	X	

- 1. List all the set of forbidden latencies and collision vector.
- 2. Design a state transition diagram.

b) What are Hazards? List its types.

- 3. List all the simple cycles and greedy cycles
- 4. What is the minimum average latency (MAL) of this pipeline?
 - 2 L1
- 4. a) Explain Classic Five stages pipeline for MIPS with neat diagram.
 - b) Compare Linear and non linear pipeline processors.

2

L6

L4

L3

BT* Bloom's Taxonomy, L* Level

_	 	 	 	in the same	and A company	The same
USN						

NMAM INSTITUTE OF TECHNOLOGY, NITTE

(An Autonomous Institution affiliated to VTU, Belagavi)

VII Sem B.E. (CSE) Mid Semester Examinations - I, September 2016

13CS702 - ADVANCED COMPUTER ARCHITECTURE

uration: 1 Hour

2.

3.

Max. Marks: 20 Note: Answer any One full question from each Unit. Unit – I BT* Marks a) State Amdahl's law and derive expression for the speedup. 05 L*5 b) Following measurements are made: Frequency of Floating point(FP) operations = 25% Average CPI of FP operations = 4.0 Average CPI of other instructions = 1.33 Frequency of Floating Point Square Root(FPSQR) = 2% CPI of FPSQR = 20 Assume that the two design alternatives are to decrease the CPI of FPSQR to 2 or decrease the average CPI of all FP operations to 2.5. Compare FP and FPSQR design alternatives using processor performance L₅ 05 equation. a) Briefly explain the concept of concurrent and parallel execution. 02 L2 b) Discuss various shared memory multiprocessor system models and distributed 80 L6 memory multicomputers with neat diagram. UNIT-II a) With the neat diagram analyze the execution of an instruction on MIPS data 05 L2 path. b) An unpipelined processor takes 6 ns to work on one instruction. The pipelined version of the processor has 6 stages with the following lengths: 1.0ns; 0.8ns; 0.4ns; 1.2ns; 1.3ns; 1.3ns. It then takes 0.3 ns to latch its results into latches. Answer the following, assuming that there are no stalls in the pipeline. 1. What are the cycle times in both processors? 2. How long does it take (in nano-seconds) to finish one instruction in both processors? (Note: Ignore the initial fill time in the pipelined processor) 3. What is the speedup achieved by the 6 stage pipeline with respect to unpipelined processor? 4) How long does it take (in nano-seconds) to finish 1000 instructions in both processors? (Note: Do not ignore the initial fill time in the pipelined processor) 05 L3

13CS702

MSE - I - September 2016

4 a) Consider the following pipeline reservation table.

S1	X					X		
S2		X		X				X
S3			X		Х		X	

- (a) What are the forbidden latencies?
- (b) Draw the state transition diagram.
- (c) List all the simple cycles and greedy cycles.
- (d) Determine the minimal average latency.
- (e) Find the efficiency of the pipeline

- 6 L3
- b) What do you mean by a control hazard? How we can overcome from control hazards by filling the delay slot?

4 L1

3T* Bloom's Taxonomy, L* Level
