

### SPC / Six Sig

Features include Sh regression & more.

Analyse-it Software

**≡** Menu

Q

## Standard Cells in ASIC Design | Standard Cells in VLSI

May 18, 2020 by <u>Team VLSI</u>

Standard cells are well defined and pre-characterized cells used in ASIC (Application Specific Integrated Circuit) Design flow as basic building blocks. All these cells are equal in height and can easily fit into the standard cell row. Standards cells are highly reusable and save lots of ASIC design time.

### Standard Cell Layout

All the Standard cells are in equal in



characteristics of a standard cell have been explained with the help of the following figure.




Figure-1: Standard Cell layout style

At the top of the standard cell, there is VDD rail and bottom there is a VSS rail. Both the Power rails are drawn in the Metal-1 layer. In between the VDD rail and VSS rail there are three main regions, a nwell region, a gap of nwell and pwell and pwell region. nwell region is near to the VDD rail and pwell region is near the VSS rail. pMOS transistors are build inside the nwell, so all the pMOS transistors are in the top half of the cell and similarly, all nMOS are in the bottom half of the

Layout of a schematic can be drawn in various ways. For example layout of a NAND gate can be drawn in following two different styles.




Figure-2: Schematic of a NAND gate




Figure-3: Layout of a NAND gate




Figure-4: Layout of a NAND gate

Figure-2 is showing the schematic of a NAND gate and figure-3 and figure-4 showing two different layouts of the schematic shown in the figure. In figure 3 both the nMOS are in not the same level, they are stacked but in the layout of figure 4 all nMOS are in one level and all pMOS are at one level. And in figure-3 gates are drawn horizontal and not common in nMOS and pMOS. But in figure-4, all the poly gates are drawn vertical and common to nMOS and pMOS both.

There are many reasons for preferring a layout style like in figure-4. Some of them are:

**1. Save Design Area:** Both the nwell and pwell are in the same level for all the standard cell, so they can easily abut and make a common well which saves lots of areas.

Place and Route) to place them. They also have power rails in the same location for all the standard cells, so power rails can also be abutted easily.

**3. Easy to route:** All the pins of standard cells are in the intersection of horizontal and vertical tracks, So it becomes easy to route them by the APR tool

#### Tracks in standard cells:

Track can be defined as a line on which metal layers are drawn. A track means one M1 Pitch. Height of Standard cell is generally measured in term of no. of tracks inside it. like a 6T standard cell means that the height of the standard cell is 6 Track of M1. An example of 13T standard cell is given below in figure-5.




Figure-5: A 13T height standard cell

In the above example, the height of one track is

#### Various heights standard cell library:

Generally, there are various sets of standard cell library having different track size of standard cells. Depending on the use of ASIC, track height a standard library has selected. There are generally three sets of standard cell library characterized as small transistor standard cell, large transistors standard cell and medium transistor standard cell. An example for 6T, 12T and 9T size standard cells are shown below.




Figure-6: Various height's of standard cell

"Small transistor standard colls are used for high-

area but having very good performance. Medium transistors standard cells have a balance between large transistors and small transistors. So there is a tradeoff between area/power vs performance. A comparison has been shown below in figure-7.




Figure-7: Tradeoff between performance and area for various heights standard cell

Various applications of these cells are as bellow.

- Small transistor cells (6T Cells)
  - Minimum area and low power
  - Mobile applications
  - Ultra-low-power applications
  - Embedded microcontroller
- Large transistors cells (12T Cells)


- Medium transistors cells (9T Cells)
  - Balance area and performance
  - General Computing
  - GPU
  - General-purpose circuit

### Thank you!



- standard cell, Standard cell layout, Standard Cell Library
- < <u>Latch-up issue in CMOS Logic | Latch-up effect in VLSI</u>
- > Latch-up Prevention in CMOS Logics

# 2 thoughts on "Standard Cells in ASIC Design | Standard Cells in VLSI"



Thanks a lot for publishing this post!



May 26, 2022 at 1:02 pm

How to choose VDD/VSS rail width for any track configuration.

<u>Reply</u>



### [쿠팡수입] 세븐앤미 가정용.

COUPANG

로켓배송 상품은 오늘 주문 내일 도착

#### Leave a Comment

Name *	
Email *	
Website	

**About US** 

<u>Sitemap</u>

**Privacy Policy** 

**Terms and Conditions** 

**Contact Us** 



Telegram





### Wish to get updates from Team VLSI?

Email Address \*

Submit your email



#### **Recent Posts**

Writing Synthesizable Verilog/System Verilog code

Why Quantum Computing?

Physical Design Interview Question for experience level 3 Years, Question Set -10

50 most useful dbGet commands for Innovus

VLSI EDA Companies in India | Top EDA Companies



### **Archives**

June 2023

May 2023

February 2023

June 2022

February 2022

<u>July 2021</u>

<u>June 2021</u>

May 2021

<u>April 2021</u>

February 2021

December 2020

November 2020

October 2020


September 2020

August 2020

<u>July 2020</u>

<u>June 2020</u>

May 2020



# Categories

2-bit flops

Antenna effect

<u>AOCV</u>

<u>ASIC</u>

ASIC Design flow

Books/Articles
Boundary Cell
Boundary timing
CAD tools
ccopt file
Clock gating
<u>Crosstalk</u>
<u>Crosstalk Delay</u>
<u>Crosstalk Noise</u>
<u>Crosstalk Prevention</u>
<u>CTS</u>
CTS Constraints
<u>D flip flop</u>
<u>d latch</u>
<u>Decap Cells</u>
DEF file in vlsi
<u>DFT Interview question</u>
<u>ECO</u>
ECO Cycle
ECO file
<u>EDA</u>
EDA companies
EDA Tools
Electromigration Effect
End Cap Cell
Engineering Change Order
<u>Fence</u>
<u>files in VLSI</u>

<u>Floor plan strategies</u>
<u>Floorplan</u>
<u>Fundamentals</u>
<u>General</u>
Global placement
<u>Guide</u>
<u>High Fanout Net Synthesis</u>
ICG Cell
<u>Industry</u>
<u>Innovus</u>
<u>Input Delay</u>
<u>Input files</u>
Input files for physical design
Integrated Clock Gating
Interface Timing
<u>Interview</u>
Interview Guidance
<u>Interview tips</u>
IO Interface Analysis
<u>IO timing</u>
IR Drop Analysis
IR drop prevention
<u>Issues in VLSI</u>
<u>Latch-up issue</u>
<u>LEF file</u>
<u>LIB file</u>
<u>Linux</u>
Jinux basic commands

macro placement **MBFF** MediaTek PD questions mmmc file Multi-bit flops Multibit flops OCV on chip variation Output Delay PD Interview PD interview questions for experienced Physical design flow **Physical Design Inputs** Physical design interview question **Physical Design Interview Questions Physical Verification questions** pin placement placement Placement in Physical Design **Placement Steps** PnR flow **POCV** pre placement stage pre-placement activities PrimeTime **Recommended Books** Redhawak Region

Scan chain reorder schematics of flip flop and latch **Scripting** SDC file semiconductor companies Semiconductor Company Semiconductor Product Companies Semiconductor Service Companies set input delay set output delay **Short Topics for Interview Signal Integrity** <u>SignOff</u> SignOff Tool **Signoff Tools Spare Cells STA** standard cell Standard cell layout **Standard Cell Library** Synopsys tool **Synthesis** tap cells tcl scripting **teamVLSI** temperature inversion temperature inversion in VLSI tie cell

Timing Window Analysis

Tool instalations

Top 20 VLSI product companies

TSMC 7nm Technology node

TSMC Process nodes comparision

Tweaker

Uncategorized

VLSI

VLSI Books

**VLSI Companies** 

VLSI Company In India

**VLSI Concepts** 

**VLSI Flow** 

**VLSI Interview** 

vlsi interview question

**VLSI Interview Questions** 

**VLSI Product companies** 

**VLSI Tools** 

Well Tap Cell

working of flip flop and latch

Written Test VLSI Questions



© 2023 Team VLSI • Built with GeneratePress