ETRI 0.5µm Analog CMOS 2P3M 5V Design Guide Calibre

Version 1.0

National Semiconductor Public Laboratory (NSPL)

- Electronics and Telecommunications Research Institute (ETRI)
- Seoul National University (SNU)
- Daegu Gyeongbuk Institute of Science & Technology (DGIST)











Contents

1. Overview		
1.1 Overview		5
1.2 Software Version and Tools		5
1.3 File Configuration		5
1.4 Documents		5
1.5 Document History	• • • • • • • • • • • • • • • • • • • •	6
2. Environment Files and About Use		
2.1 Display.drf File		7
2.2 Technology File		
2.3 Map File		
2.4 How to Setup Library		10
2.5 How to Create a Library		11
3. Schematic Library (ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_sch)		
3.1 Library Category		12
3.2 nmos4		13
3.3 pmos4		4
3.4 npres	1	5
3.5 pipcap		6
3.6 pnp5	17	7
3.7 pnp10	18	3
3.8 ndiode	19)
3.9 ndiode2	20)
3.10 ndiode5		21
3.11 ndiode10		22
3.12 pdiode	2	23
3.13 pdiode2	2	24
3.14 pdiode5	2	25
3.15 pdiode10	2	26
4. PCELL Layout Library (ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_r	ocell)	
4.1 Library Category		27
12 Device ALI		7





Contents

4.3	nmos4	28
4.4	pmos4	30
4.5	npres	32
4.6	pipcap	33
4.7	pnp5	34
	pnp10	35
	ndiode	36
4.10	ndiode2	37
4.11	ndiode5	38
4.12	ndiode10	39
4.13	pdiode	40
4.14	pdiode2	41
4.15	pdiode5	42
4.16	pdiode10	43
4.17	cont	44
4.18	cont_bar	45
4.19	poly1cont	46
4.20	poly2cont	47
4.21	ntap	48
4.22	ntap_ring	49
4.23	ntap_ring_pdiode	51
4.24	ptap	53
4.25	ptap_ring	54
4.26	ptap_ring_ndiode	56
4.27	' via1	58
4.28	3 via1_array	59
4.29	via2	60
4.30	via2_array	61
4.31	pad80 /pad100	62
5. S	Standard Schematic Library (ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_ <mark>std</mark> _	sch)
5.1	inv	63
5.2	nand2	64
53	nand3	65







5.4	nand4	66
5.5	nor2	67
5.6	nor3	68
5.7	nor4	69
6. St	tandard Layout Library (ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_ <mark>std_lay</mark>))
6.1	SAMPLE	70
6.2	inv	71
6.3	nand2	74
6.4	nand3	78
6.5	nand4	82
6.6	nor2	86
6.7	nor3	90
6.8	nor4	94
6.9	edge	98
6.10	filler	99
6.11	edge_ filler	100
7 S.		
	ealring Sealring information	101
/·1 k	searing information	101
8. LV	S Guide	
8-1.	PIPCAP Layout/Circuit Structure	102
	PDIODE Layout/Circuit Structure	
	NDIODE Layout/Circuit Structure	
9 C	alibre DRC	
	Run for DRC at GUI	105
	Script options	
J. <u>Z</u> L	Seript options	110
10. (Calibre LVS	
10.1	Run for LVS at GUI	12
10.2	Script options	18
11. (Calibre LVL	
	LVL Verification	120
	Script options	
	1 1	







1. Overview

1.1 Overview

The purpose of this guide is 0.5um Analog CMOS 2P3M 5V NSPL Design guide.

1.2 Software Version and Tools

- Virtuoso 6.1.8 version
- Calibre 2019.3_15.11

1.3 File Configuration

File: ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_V1.0.tar.gz

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL.tf : tech file - ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL.layermap : map file - display.drf : display file - ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_pcell : pcell library - ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_sch : sch library

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_sch : sandard sch library : sandard lay library

- Calibre/DRC

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_DRC.cal : drc rule file - drc_header.cal : with header file - rundrc.com : run command

-Calibre/ LVS

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_LVS.cal : lvs rule file - lvs_header.cal : with header file - runlvs.com : run command

- Calibre/LVL

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_LVL.cal : lvl rule file - lvl_header.cal : with header file - runlvl.com : run command

- Calibre/PEX

- ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_V1.0_PEX.cal : pex rule file - pex_header.cal : with header file

1.4 Documents

ETRI 0.5um Analog CMOS 2P3M 5V Design Rule NSPL
 ETRI 0.5um Analog CMOS 2P3M 5V Design Guide Calibre NSPL
 Design Guide





1.5 Document history

Rev	Date	From	Description
1.0	2023.08.21	Coressol	Added Items
			1. Overview(version, file configuration, Documents)
			2. Environment Files and About Use
			3. Schematic Library
			4. Parameter Cell Library
			5. Standard Schematic Library
			6. Standard Layout Library
			7. Sealring
			8. Calibre DRC
			9. Calibre LVS
			10. Calibre LVL
	2023.09.06	Coressol	Added Items
			8. LVS Guide
			Modify Items
			8.Calibre DRC → 9.Calibre DRC
			9. Calibre LVS → 10.Calibre LVS
			10. Calibre LVL → 11.Calibre LVL
		•	Title ETRI 0.5 Analog CMOS 2P3M 5V NSPL Design Guide
			Division
			Coressol








2. Environment Files and About Use

2.1 Display.drf File

- This file should exist in the location where virtuoso is run.
- This file the color of the layer is specified.
- If you want to change the color, you can do so in the following ways







2.2 Technology File

Layer Name	Layer No.	Function	Digitized Area
KEY	1	Define Align key	С
NWELL	2	Define N-well for PMOS body	С
PWELL	3	Define P-well for NMOS body	С
ACT	11	Define Active area	D
POLY1	12	Define Poly-Si 1 for gate of transistor	D
POLY2	13	Define Poly-Si 2 for resistor and capacitor	D
NSD	14	Define N-type implant region for N-LDD and N+	С
PSD	15	Define N-type implant region for P-LDD and P+	С
NHRI	20	Define implant for N-type high resistance poly-Si resistor (poly)	С
PHRI	21	Define implant for P-type high resistance poly-Si resistor (poly)	С
ESD	26	Define ESD device region for DRC	
CONT	31	Define contact from MET1 to ACT, POLY1 and POLY2	С
MET1	32	Define Metal-1 for interconnection	D
VIA1	33	Define Via1 connecting MET1 and MET2	С
MET2	34	Define Metal-2 for interconnection	D
VIA2	35	Define Via2 connecting MET2 and MET3	С
MET3	36	Define Metal-3 for interconnection	D
PAD	37	Define open region of passivation for bonding pad	С
POLY1TXT	41	Poly1 Text	
MET1TXT	42	MET1 Text	
MET2TXT	44	MET2 Text	
MET3TXT	46	MET3 Text	
PADTXT	47	PAD Text	
TEXT	48	Text	
RES	51	Poly-Si Resistor for DRC & LVS	
CAP	53	Poly-Si Capacitor for DRC & LVS	
ВЈТ	56	BJT for DRC & LVS	
DIODE	57	Diode for DRC & LVS	
NODRC	58	DRC check blocking layer	
ESDD	59	Define ESD device drain electrode	
LVSD	60	Extract Poly-Si Resistor/PIP CAP Area	
ESDI	109	Define ESD Implnat	С





2.3 Map File

Layer Name	Layer Purpose	Layer No.	Layer Data Type
KEY	drawing	1	0
NWELL	drawing	2	0
PWELL	drawing	3	0
ACT	drawing	11	0
POLY1	drawing	12	0
POLY2	drawing	13	0
NSD	drawing	14	0
PSD	drawing	15	0
NHRI	drawing	20	0
PHRI	drawing	21	0
ESD	drawing	26	0
CONT	drawing	31	0
MET1	drawing	32	0
VIA1	drawing	33	0
MET2	drawing	34	0
VIA2	drawing	35	0
MET3	drawing	36	0
PAD	drawing	37	0
POLY1TXT	drawing	41	0
MET1TXT	drawing	42	0
MET2TXT	drawing	44	0
MET3TXT	drawing	46	0
PADTXT	drawing	47	0
TEXT	drawing	48	0
RES	drawing	51	0
CAP	drawing	53	0
ВЈТ	drawing	56	0
DIODE	drawing	57	0
NODRC	drawing	58	0
ESDD	drawing	59	0
LVSD	drawing	60	0
ESDI	drawing	109	0







2.4 How to Setup Library

- Bring the ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL.tar.gz file to the location where you want to run virtuoso and release the component with a command like the following:

tar -zxvf ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL.tar.gz

```
30 09:44 Calibre/
30 09:44 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL.layermap*
30 09:44 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL.tf*
30 09:50 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL_pcell/
30 09:50 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL_sch/
30 09:50 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay/
30 09:50 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay/
30 09:50 ETRI 0p5um_Analog_CMOS_2P3M_5V_NSPL_std_sch/
30 09:44 display.drf*
```

- Define Library in cds.lib
ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_pcell
ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_sch
ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay

ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_sch

- DEFINE library_name library_path (following example – cds.lib)

DEFINE ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_pcell /home/avia/projects/ETRI_0p5um/ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_pcell
DEFINE ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_sch /home/avia/projects/ETRI_0p5um/ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_sch
DEFINE ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay /home/avia/projects/ETRI_0p5um/ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay
DEFINE ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay /home/avia/projects/ETRI_0p5um/ETRI_0p5um_Analog_CMOS_2P3M_5V_NSPL_std_lay


- Copy the files in the DRC Directory to the location where you want to run the DRC.
- Copy the files in the LVS Directory to the location where you want to run the LVS.
- Copy the files in the LVL Directory to the location where you want to run the LVL.
- display.drf file copy at virtuoso running.







2.5 How to Create a Library










3. Schematic Library

3.1 Library Category













3.2 nmos4

Parameter					
Width	2.6u → 5.2u	Length	0.5u → 1.4u	multiplier	1 → 2





<cdl output>









3.3 pmos4

Parameter					
Width	2.6u → 5.2u	Length	0.5u → 1.4u	multiplier	1 → 2





<cdl output>








3.4 npres

Parameter					
Width	5u → <mark>7u</mark>	Length	5u → <mark>7u</mark>	multiplier	1 → 2





<cdl output>








3.5 pipcap

Parameter					
Width	5u → <mark>7u</mark>	Length	5u → <mark>7u</mark>	multiplier	1 → 2





<cdl output>









3.6 pnp5

Parameter			
Area	2.5e-11	multiplier	1 → 2





<cdl output>









3.7 pnp10

Parameter			
Area	1e-10	multiplier	1 → 2





<cdl output>








3.8 ndiode

Parameter					
Width	2.0u → <mark>6u</mark>	Length	2.0u → 5 u	multiplier	1 → 2





<cdl output>








3.9 ndiode2

Parameter					
Width	2.0u	Length	2.0u	multiplier	1 → 2





<cdl output>








3.10 ndiode**5**

Parameter					
Width	5.0u	Length	5.0u	multiplier	1 → 2





<cdl output>









3.11 ndiode10

Parameter					
Width	10.0u	Length	10.0u	multiplier	1 → 2





<cdl output>








3.12 pdiode

Parameter					
Width	2.0u → <mark>6u</mark>	Length	2.0u → 5 u	multiplier	1 → 2





<cdl output>








3.13 pdiode2

Parameter					
Width	2.0u	Length	2.0u	multiplier	1 → 2





<cdl output>








3.14 pdiode5

Parameter					
Width	5.0u	Length	5.0u	multiplier	1 → 2





<cdl output>








3.15 pdiode10

Parameter					
Width	10.0u	Length	10.0u	multiplier	1 → 2





<cdl output>









4. PCELL Layout Library

4.1 Library Category



4.2 .Device ALL











4.3 nmos4


Parameter	Default	Change
width	1.6	value
length	0.5	value
multi	1	value
polyshift	0	value
polynumber	1	value
polycont	V	
ptap	V	



width	1.6	3.2


length	0.5	1.0
--------	-----	-----






multi	1	2

polyshift 0 1












4.3 nmos4











4.4 pmos4


Parameter	Default	Change
width	1.6	value
length	0.5	value
multi	1	value
polyshift	0	value
polynumber	1	value
polycont	V	
ntap	V	




width	1.6	3.2
-------	-----	-----


length 0.5





mass16i	1	2
1 111111111	I I	/.












4.4 pmos4











4.5 npres

Parameter	Default	Change
W	2	value
L	4	value













4.6 pipcap

Parameter	Default	Change
W	2.6	value
L	2.6	value












4.7 pnp5

Parameter	Default	Change
-	-	-



BJT doesn't change PCELL It must be used PCELL

BJT layer on BJT device can't be overlapped each other








4.8 pnp10

Parameter	Default	Change
-	-	-



BJT doesn't change PCELL It must be used PCELL

BJT layer on BJT device can't be overlapped each other









4.9 ndiode

Parameter	Default	Change
W	2	value
L	2	value












4.10 ndiode2

Parameter	Default	Change
-	=	-




NDIODE Fixed Size → doesn't provide parameter modification





4.11 ndiode5

Parameter	Default	Change
-	-	-



NDIODE Fixed Size


→ doesn't provide parameter modification





4.12 ndiode10

Parameter	Default	Change
-	-	-



NDIODE Fixed Size

→ doesn't provide parameter
modification









4.13 pdiode

Parameter	Default	Change
W	2	value
L	2	value












4.14 pdiode2

Parameter	Default	Change
-	-	-



PDIODE Fixed Size → doesn't provide parameter modification








4.15 pdiode5

Parameter	Default	Change
-	-	-




PDIODE Fixed Size → doesn't provide parameter modification





4.16 pdiode10

Parameter	Default	Change
-	-	-



PDIODE Fixed Size

→ doesn't provide parameter
modification









4.17 cont

Parameter	Default	Change
x_size	1.8	value
y_size	1.8	value













4.18 cont_bar

Parameter	Default	Change
x_size	2.4	value
y_size	1.8	value













4.19 poly1cont

Parameter	Default	Change
x_size	1.8	value
y_size	1.8	value













4.20 poly2cont

Parameter	Default	Change
x_size	1.8	value
y_size	1.8	value













4.21 ntap

Parameter	Default	Change
x_size	1.8	value
y_size	1.8	value
NSD	V	













4.22 ntap_ring


Parameter	Default	Change
x_size	8	value
y_size	8	value
TOP	V	
BOTTOM	V	
LEFT	V	
RIGHT	V	



x_size	8	16
--------	---	----


y_size 8 16






TOP 🗸

TOP	
-----	--














4.22 ntap_ring











4.23 ntap_ring_pdiode


Parameter	Default	Change
x_size	19	value
y_size	19	value
TOP	V	
BOTTOM	V	
LEFT	V	
RIGHT	V	






y_size	19	38
--------	----	----






TOP

TOP	
-----	--














4.23 ntap_ring_pdiode











4.24 ptap

Parameter	Default	Change
x_size	1.8	value
y_size	1.8	value
PSD	V	













4.25 ptap_ring


Parameter	Default	Change
x_size	8	value
y_size	8	value
TOP	V	
BOTTOM	V	
LEFT	>	
RIGHT	V	




x_size	8	16
--------	---	----

y_size 8 16






TOP














4.25 ptap_ring












4.26 ptap_ring_ndiode

Parameter	Default	Change
x_size	17	value
y_size	17	value
TOP	V	
BOTTOM	V	
LEFT	V	
RIGHT	V	









TOP

TOP	
-----	--














4.26 ptap_ring_ndiode











4.27 via1

Parameter	Default	Change	
x_size	2	value	
y_size	2	value	













4.28 via1_array

Parameter	Default	Change	
x_size	2	value	
y_size	2	value	













4.29 via2

Parameter	Default	Change	
x_size	2	value	
y_size	2	value	













4.30 via2_array

Parameter	Default	Change	
x_size	2	value	
y_size	2	value	













4.31 pad80 / pad100

Parameter	Default	Change	
-	-	-	

pad80



pad100



PAD Fixed Size (80um * 80um)

→ doesn't provide parameter modification

PAD Fixed Size (100um * 100um) → doesn't provide parameter modification








5. Standard Schematic Library

5.1 inv

Parameter								
pl pw nl				ıl	n	w		
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u	



<Schematic parameter>











5.2 nand2

Parameter								
pl pw			w	n	ıl	n	W	
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u	



<Schematic parameter>











5.3 nand3

Parameter								
pl pw				n	ıl	nw		
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u	



<Schematic parameter>











5.4 nand4

Parameter							
F	pl pw nl nw						
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u



<Schematic parameter>










5.5 nor2

Parameter							
pl pw nl nw					w		
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u



<Schematic parameter>










5.6 nor3

Parameter							
F	pl pw nl nw						
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u



<Schematic parameter>










5.7 nor4

Parameter							
F	ol	р	w	n	ıl	n	w
0.5u	1u	1.4u	2u	0.5u	1u	1.4u	2u



<Schematic parameter>










6. Standard Layout Library

6.1 .SAMPLE












6.2 inv


Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	✓	
NTAP	~	
POLY1CONT	V	



P_WIDTH	1.6	4.8
---------	-----	-----















6.2 inv




POLY_TO_PTR_SPACE	2.6	5.2
	2.0	J.2






POLY_TO_NTR_SPACE	2.6	5.2
-------------------	-----	-----

PTAP_TO_TR_SPACE	0	5.0
------------------	---	-----












6.2 inv












Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	✓	
NTAP	~	
POLY1CONTA	V	
POLY1CONTB	V	



P_WIDTH	1.6	4.8
---------	-----	-----























POLY_TO_NTR_SPACE	2.6	5.2
-------------------	-----	-----

PTAP_TO_TR_SPACE	0	5.0
------------------	---	-----
































Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	~	
NTAP	V	
POLY1CONTA	V	
POLY1CONTB	V	
POLY1CONTC	V	



P_WIDTH	1.6	4.8
---------	-----	-----















LENGTH	0.5	2
--------	-----	---


POLY_TO_PTR_SPACE	2.6	5.2
TOLI_TO_TIK_STACE	2.0	3.2






POLY_TO_NTR_SPACE 2.6 5.2	POLY_TO_NTR_SPACE	2.6	5.2
---------------------------	-------------------	-----	-----

PTAP_TO_TR_SPACE	0	5.0
------------------	---	-----




































Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	✓	
NTAP	✓	
POLY1CONTA	✓	
POLY1CONTB	V	
POLY1CONTC	V	
POLY1CONTD	∨	



P_WIDTH	1.6	4.8
---------	-----	-----

I K			13	B
	13 13 13 14	5 5 50	(3) (3) (3)	55 55 50 pp
				23
81 01			i j	ā

N_WIDTH 1.6 4.8	
-----------------	--












POLY_TO_PTR_SPACE	2.6	5.2
-------------------	-----	-----






POLY_TO_NTR_SPACE	2.6	5.2
-------------------	-----	-----

PTAP_TO_TR_SPACE 0 5.0













































Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	V	
NTAP	V	
POLY1CONTA	V	
POLY1CONTB	V	



P_WIDTH	1.6	4.8
---------	-----	-----























POLY_TO_NTR_SPACE	2.6	5.2
-------------------	-----	-----

PTAP_TO_TR_SPACE	0	5.0
------------------	---	-----





























Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	>	
NTAP	V	
POLY1CONTA	✓	
POLY1CONTB	∨	
POLY1CONTC	V	



P_WIDTH	1.6	4.8
---------	-----	-----

13	(3)	(8)	(3)	(C)
go r	23 23 13	100		क्ष क्षा छ
å	E			t3
				ţ3













LENGTH 0.5 2


POLY_TO_PTR_SPACE	2.6	5.2
TODI_TO_TIN_DITTED	2.0	5.2






POLY TO NTR SPACE	2.6	5.2

PTAP_TO_TR_SPACE	0	5.0
------------------	---	-----




































Parameter	Default	Change
P_WIDTH	1.6	value
N_WIDTH	1.6	value
LENGTH	0.5	value
POLY_TO_PTR_SPACE	2.6	value
POLY_TO_NTR_SPACE	2.6	value
PTAP_TO_TR_SPACE	0	value
NTAP_TO_TR_SPACE	0	value
PTAP	✓	
NTAP	✓	
POLY1CONTA	✓	
POLY1CONTB	V	
POLY1CONTC	V	
POLY1CONTD	∨	



P_WIDTH	1.6	4.8
---------	-----	-----

[3]	([I]	Œ	13	183
111	3 (3 3 (3 3 (3)	23 23 24	8 8 8	M 24 M
ă .		ä	181	Ä
		121	įš.	Ç.

N_WIDTH	1.6	4.8
---------	-----	-----











LENGTH	0.5	2
--------	-----	---


2.6	5.2
	2.6






POLY_TO_NTR_SPACE	2.6	5.2

PTAP_TO_TR_SPACE 0	5.0
--------------------	-----










































6.9 edge


Parameter	Default	Change
NWELL_SPACE	8.3	value
PWELL_SPACE	8.3	value



NWELL_SPACE	8.3	16.6

33 33 33

8.3	16.6
	8.3











6.10 filler


Parameter	Default	Change
NWELL_SPACE	8.3	value
PWELL_SPACE	8.3	value
XSIZE	1.8	value



NWELL_SPACE	8.3	16.6
-------------	-----	------
















6.10 filler





6.11 edge_filler













7. Sealring

7.1 Sealring information [ETRI 0p5um Analog CMOS 2P3M 5V NSPL pcell]


- For protect layout block from DIE cutting, you can use sealring cell in ETRI_0p5um_Analog_CMOS_5p0V_pcell library. (SEALRING_UNIT, SEALRING_CONER)








-SEALRING_CONER





-Adjusted SEALRING_UNIT and SEALRING_CONER







8. LVS Guide


8.1 PIPCAP Layout/Circuit Structure


Case1: Merged PIPCAP





Case2: Separated PIPCAP














8.2 PDIODE Layout/Circuit Structure


• Case1 : Merged PDIODE





Case2: Separated PDIODE














NDIODE Layout/Circuit Structure


Case1: Merged NDIODE





Case2: Separated NDIODE









9. Calibre DRC


9.1 Run for DRC at GUI

- For running DRC(Design Rule Check) at GUI after layout, need to several steps like below pictures


2



If runset file is exist, Load runset file. Runset file is not exist, click cancel



3 Load DRC rules file (ETRI_0p5um_Analog_CMOS_2P3M_5V_DRC.cal)











Load DRC rules file.



Set Input data. If you checked Export from layout viewer, insert layout file name to layout file. Not checked, Input your gds name want to run.



Set layout output data











6 Run DRC




7 Get results (RVE)



7 Get results (transcript)



7 Get results (summary)










8 Run DRC




- After correct DRC errors, run again DRC.








Check Error Results











9.2 Script options

- In running DRC, you can use several options for convenience. if you need, modify this comment in the drc_header.cal

option	value	comment
LAYOUT SYSTEM	GDSII OASIS	Select layout data format GDSII or OASIS
DRC MAXIMUM RESULTS	ALL [Maxresults]	Select maximum result of errors in running drc. Non-negative integer can be Maxresults. Default value is 1000
DRC SELECT CHECK	[rule name] [group name]	Only check selected rules You can add other rules or groups by writing name after values
DRC UNSELECT CHECK	[rule name] [group name]	Running drc except selected rules You can add other rules or groups by writing name after values
EXCLUDE CELL	[cell name]	Select cells not to be processed by drc verification. You can add other cells by writing name after values

- Before run drc, you have to modify script file(drc_header.cal) some parts below.

LAYOUT PATH "[gds_path]/[CELLNAME.gds]"

gds_path: the directory where layout gds file is exist

CELLNAME.gds: put in your gds file

LAYOUT PRIMARY "[CELLPRIMARY]"

Layout database topcell for running drc.

LAYOUT SYSTEM [GDSII or OASIS]

You can choose layout data type GDSII or OASIS

INCLUDE "[rule_path]/ETRI_0p5um_Analog_CMOS_2P3M_5V_DRC.cal " path that rule file is exist.

- If you want to run drc in terminal, you can use command described below.





- Example drc_header.cal

```
LAYOUT PATH "temp.gds"
                         Layout gds file name for DRC
LAYOUT PRIMARY "temp"
                         Lavout primary cell name
LAYOUT SYSTEM GDSII
                         Select layout system GDSII or OASIS
DRC RESULTS DATABASE "TOPCELL.db" ASCII Set DRC result file name
DRC MAXIMUM RESULTS ALL Set DRC maximum error counts
DRC SUMMARY REPORT "TOPCELL. rep" Set DRC summary report name
//DRC SELECT CHECK rulename or groupname Choose rules or groups want to check
//DRC UNSELECT CHECK rulename or groupname Except rules or groups want to check
//Sroups -> 1.NWL, 2.ACT, 3.PL1, 4.PL2, 5.NSD, 6.PSD, 7.CONT, 8.MET1, 9.VIA1, 10.MET2,
11. VIA2, 12.MET3, 13.PAD, 14.PLN2R, 15.CAP, 16.PNP, 17.NPN, 19.I0, 20.LU List of groups
//EXCLODE CELL cellName1 cellName2 Set exclude cells in DRC
    Remove "//" before using these options
INCLUDE "/PROJECT DIRECTORY/ETRI/DRC/ETRI Op5um Analog CMOS 2P3M 5V DRC.cal"
                                                                            DRC rule path
```

- If you want to run drc in terminal, you can use command described below.

Command: calibre -drc -hier drc_header.cal

- If you want to see results at RVE in terminal, you can use command described below.

Command: calibre –rve –drc [DRC RESULTS DATABASE] ex) calibre –rve –drc TOPCELL.db






10. Calibre LVS

10.1 Run for LVS at GUI

- For running LVS(Layout VS Schematic) at GUI after layout, need to several steps like below pictures



If runset file is exist, Load runset file.
Runset file is not exist, click cancel



3 Load LVS rules file (ETRI_0p5um_Analog_CMOS_2P3M_5V_LVS.cal)











3 Load LVS rules file.



Set layout Input data. If you checked

Export from layout viewer,
insert layout file name to layout file. Not checked,


Input your gds name want to run.



Set schematic Input data. If you checked Export from schematic viewer,

insert layout file name to Sice files.

Not checked, Input your netlist name want to run.











Set LVS outputs



Run LVS 6











Get results(RVE)



Get results(Transcript)











7 Get results(report)



8 | Run lvs




- After correct LVS errors, run again LVS.









Check error results











10.2 Script options

- In running LVS, you can use several options for convenience. if you need, modify this comment in the lvs_header.cal.
- Before run lvs, you have to modify script file(lvs_header.cal) some parts below.
- LAYOUT PATH "[gds_path]/[CELLNAME.gds]"

gds_path: the directory where layout gds file is existed.

CELLNAME.gds: put in your gds file

LAYOUT PRIMARY "[CELLPRIMARY]"

Layout database topcell for running lvs.

LAYOUT SYSTEM [GDSII or OASIS]

You can choose layout data type GDSII or OASIS

SOURCE PATH "[cdl_path]/[CELLNAME.cdl]"

cdl_path: the directory where schematic cdl file is exist

CELLNAME.cdl: put in your cdl file

SOURCE PRIMARY "[CELLPRIMARY]"

Schematic database topcell for running lvs.

SOURCE SYSTEM SPICE

ERC RESULTS DATABASE "[ERC DB]" ASCII

Set ERC DB name and format

ERC SUMMARY REPORT "[ERCSUMMARY]"

Set ERC summary report name

ERC MAXIMUM RESULTS 100

Set ERC maximum error counts

INCLUDE "[rule_path]/ETRI_0p5um_Analog_CMOS_2P3M_5V_LVS.cal "path that rule file is exist.







- Example lvs_header.cal

```
LAYOUT PRIMARY "test" Layout primary cell name
LAYOUT PATH "test.qds" Layout gds file name for LVS
LAYOUT SYSTEM GDSII Select layout system GDSII or OASIS
SOURCE PRIMARY "test" Schematic primary cell name
SOURCE PATH "test.cdl" Schematic cdl file name for LVS
SOURCE SYSTEM SPICE Select source system SPICE
DRC RESULTS DATABASE "drc.db" ASCII // ASCII or GDSII Set DRC result file name
DRC SUMMARY REPORT "drc.sum"Set DRC summary report name
LVS REPORT "lvs.rep" List of groups
LVS REPORT MAXIMUM 1000 // ALL Set LVS maximum error counts
LVS REPORT OPTION A B C D S V Set LVS report option
ERC RESULTS DATABASE "erc.db" ASCII Set ERC result file name
ERC SUMMARY REPORT "erc.sum" Set ERC summary report name
ERC MAXIMUM RESULTS 100 Set ERC maximum error counts
INCLUDE "/ Project Directory /ETRI/LVS/ETRI 0p5um Analog CMOS 2P3M 5V LVS.cal"
                                                                   Include LVS rule path
```

- If you want to run lvs in terminal, you can use command described below.

Command: calibre -lvs -hier lvs_header.cal

- If you want to see results at RVE in terminal, you can use command described below.

Command: calibre –rve –lvs [SVDB directory] ex) calibre –rve –lvs svdb

- **XET VISITE 2018** X EVS virtual connection option is set Yes. If you don't want virtual connect, Please set "VIRTUAL CONNECT COLON" to "NO" in LVS rule file.
- **X LVS REDUCE PARALLEL/SERIES CAPACITORS** option is set NO in LVS rule file. please do not change this option for exact LVS verification.

FILE NAME: ETRI_0p5um_Analog_CMOS_2P3M_5V_LVS.cal








11. Calibre LVL

11.1 LVL (Layout Versus Layout) Verification

- Distributes of the two input data that are not equal to each other as errors.
- Calibre has the Capability to compare two separate Layout Database
- When comparing two layout database:
 - * Specify One of the Database Using
 - LAYOUT SYSTEM
 - LAYOUT PATH
 - LAYOUT PRIMARY
 - * Specify the other Database Using
 - LAYOUT SYSTEM2
 - LAYOUT PATH2
 - LAYOUT PRIMARY2









11.2 Script Option

- In running LVL, you can use several options for convenience. if you need, modify this comment in the lvl_header.cal

option	value	comment
LAYOUT SYSTEM	GDSII OASIS	1st Input : Select layout data format GDSII or OASIS
LAYOUT SYSTEM2	GDSII OASIS	2 nd Input : Select layout data format GDSII or OASIS
LAYOUT BUMP2	Number > 1st DB	Increments 2 nd Layout Data Base Layer Number by Specified Value
DRC RESULTS DATABASE	Filename[type]	Specifies the filename and type of the results database
DRC SUMMARY REPORT	Filename	Specifies the DRC Summary report File

- Before run lvl, you have to modify script file(lvl_header.cal) some parts below.

LAYOUT PATH "[gds path]/[CELLNAME.gds]"

gds_path: the directory where layout 1st gds_file is exist

CELLNAME.gds: put in your gds file

LAYOUT PRIMARY "[CELLPRIMARY]"

Layout database 1st topcell for running drc.

LAYOUT PATH2 "[gds_path]/[CELLNAME.gds]"

gds_path: the directory where layout 2nd gds file is exist

CELLNAME.gds: put in your gds file

LAYOUT PRIMARY2 "[CELLPRIMARY]"

Layout database 2nd topcell for running drc

INCLUDE "[rule_path]/ETRI 0p5um Analog CMOS 2P3M 5V LVL.cal " path that rule file is exist.

- If you want to run lvl in terminal, you can use command described below.



11.2 Script Option

- Example lvl_header.cal

```
1st: Select layout system GDSII or OASIS
LAYOUT SYSTEM GDSII
LAYOUT PATH "lvl test1.gds"
                                        1st: Layout gds file name for LVL
LAYOUT PRIMARY "Tvl test1"
                                        1st: Layout primary cell name
                                        2<sup>nd</sup>: Select layout system GDSII or OASIS
LAYOUT SYSTEM2 GDSII
LAYOUT PATH2 "lvl test2.gds"
                                        2<sup>nd</sup>: Layout gds file name for LVL
LAYOUT PRIMARY2 "Tvl test2"
                                        2<sup>nd</sup>: Layout primary cell name
LAYOUT BUMP2 2500
                                        Set Number of 2<sup>nd</sup> GDS Number
                                                Set LVL result file name
DRC RESULTS DATABASE "lvl.db" ASCII
DRC SUMMARY REPORT "lvl.sum"
                                                Set LVL summary report name
INCLUDE "./ETRI 0p5um Analog CMOS 2P3M 5V LVL.cal"
                                                                        LVL rule path
```

- If you want to run drc in terminal, you can use command described below.

Command: calibre -drc -hier lvl_header.cal

- If you want to see results at RVE in terminal, you can use command described below.

Command: calibre –rve –drc [DRC RESULTS DATABASE]
ex) calibre –rve –drc TOPCELL.db