

# Universal Flow Configuration Variables

These are flow configuration variables that are used commonly enough that we decided to expose them to all steps and all flows.

Configuration objects, be they JSON, Tcl or directly passed to the Python API, can freely override these values.

## Note

`?` indicates an optional variable, i.e., a value that may hold a value of `None`. OpenLane steps are expected to understand that these values are optional and behave accordingly.

Variable Name	Type	Description	
<code>DESIGN_DIR</code>	Path	The directory of the design. Should be set via command-line arguments or :meth: <code>Config.load</code> flags and not actual configuration files. If using a configuration file, <code>DESIGN_DIR</code> will be the directory where that file exists.	<code>None</code>
<code>PDK_ROOT</code>	Path	The home path of all PDKs. Should be set via command-line arguments or :meth: <code>Config.load</code> flags and not actual configuration files.	<code>None</code>
<code>DESIGN_NAME</code>	str	The name of the top level module of the design. Must be a valid C identifier, i.e., matches the regular expression <code>[_a-zA-Z][_a-zA-Z0-9]+</code> .	<code>None</code>
<code>PDK</code>	str	Specifies the process design kit (PDK). Must be a valid C identifier, i.e., matches the regular expression <code>[_a-zA-Z][_a-zA-Z0-9]+</code> .	<code>sky130A</code>
<code>CLOCK_PERIOD</code>	Decimal	The clock the design	<a href="#">Read the Docs</a> <a href="#">latest</a>

Variable Name	Type	Description	
<code>CLOCK_PORT</code>	(str   List[str])?	The name(s) of the design's clock port(s).	None
<code>CLOCK_NET</code>	(str   List[str])?	The name of the net input to root clock buffer. If unset, it is presumed to be equal to <code>CLOCK_PORT</code> .	None
<code>VDD_NETS</code>	List[str]?	Specifies the power nets/pins to be used when creating the power grid for the design.	None
<code>GND_NETS</code>	List[str]?	Specifies the ground nets/pins to be used when creating the power grid for the design.	None
<code>DIE_AREA</code>	Tuple[Decimal, Decimal, Decimal, Decimal]?	Specific die area to be used in floorplanning. Specified as a 4-corner rectangle "x0 y0 x1 y1".	None
<code>EXTRA_EXCLUDED_CELLS</code>	List[str]?	Wildcards matching additional cells to exclude from both synthesis and PnR.	None
<code>MACROS</code>	Dict[str, Macro]?	A dictionary of Macro definition objects. See <a href="#">openlane.config.Macro</a> for more info.	None
<code>EXTRA_LEFS</code>	List[Path]?	Specifies miscellaneous files to be indiscriminately	None

Variable Name	Type	Description	
		whenever LEFs are loaded.	
<code>EXTRA_VERILOG_MODELS</code>	List[Path]?	Specifies miscellaneous Verilog models to be loaded indiscriminately during synthesis.	None
<code>EXTRA_SPICE_MODELS</code>	List[Path]?	Specifies miscellaneous SPICE models to be loaded indiscriminately whenever SPICE models are loaded.	None
<code>EXTRA_LIBS</code>	List[Path]?	Specifies LIB files of pre-hardened macros used in the current design, used during timing analyses (and during parasitics-based STA as a fallback). These are loaded indiscriminately for all timing corners.	None
<code>EXTRA_GDS_FILES</code>	List[Path]?	Specifies GDS files of pre-hardened macros used in the current design, used during tape-out.	None
<code>FALLBACK_SDC_FILE</code>	Path	A fallback SDC file for when a step-specific SDC file is not defined.	/home/docs/che

[Read the Docs](#)
[latest](#)



Copyright © 2020-2023 Efabless Corporation and contributors

Made with [Sphinx](#) and @pradyunsg's [Furo](#)