Implement second level cache #490
Labels
5
Same as 4, but requires good understanding of CPU microarchitecture.
enhancement
Adds a new feature to simulation.
S2 — Caches
To solve the issue, you NEED knowledge about caches. OOO hierarchy etc.
Blocked by #17.
The text was updated successfully, but these errors were encountered: