Skip to content

Support RISC-V Proxy Kernel #920

Open
pavelkryukov opened this issue Mar 15, 2019 · 0 comments
Open

Support RISC-V Proxy Kernel #920

pavelkryukov opened this issue Mar 15, 2019 · 0 comments
Labels
6 New functionality which has to be built from scratch. enhancement Adds a new feature to simulation. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA

Comments

@pavelkryukov
Copy link
Member

pavelkryukov commented Mar 15, 2019

Follows #918

RISC-V Proxy Kernel is a handler of RISC-V system calls (https://github.com/riscv/riscv-pk).
The ultimate goal is to enable it as one of available MIPT-V kernels, likewise MARS.

The implementation should derive from class Kernel and implement system calls and ELF loading by calling RISC-V PK functions:

https://github.com/riscv/riscv-pk/blob/a1c125dde740f5acd1e20a341cf3426ea44af292/pk/frontend.h#L10

https://github.com/riscv/riscv-pk/blob/a1c125dde740f5acd1e20a341cf3426ea44af292/pk/boot.h#L30

TBD: how to test?

@pavelkryukov pavelkryukov added enhancement Adds a new feature to simulation. 5 Same as 4, but requires good understanding of CPU microarchitecture. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA labels Mar 15, 2019
@pavelkryukov pavelkryukov added 0 This task has the owner who does not participate in scoring system. and removed 5 Same as 4, but requires good understanding of CPU microarchitecture. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA enhancement Adds a new feature to simulation. labels May 18, 2019
@pavelkryukov pavelkryukov self-assigned this May 18, 2019
@pavelkryukov pavelkryukov pinned this issue Sep 9, 2019
@pavelkryukov pavelkryukov added 5 Same as 4, but requires good understanding of CPU microarchitecture. enhancement Adds a new feature to simulation. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA 6 New functionality which has to be built from scratch. and removed 0 This task has the owner who does not participate in scoring system. 5 Same as 4, but requires good understanding of CPU microarchitecture. labels Sep 23, 2019
@pavelkryukov pavelkryukov removed their assignment Sep 23, 2019
@pavelkryukov pavelkryukov unpinned this issue Aug 26, 2020
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
6 New functionality which has to be built from scratch. enhancement Adds a new feature to simulation. S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA
Projects
None yet
Development

No branches or pull requests

1 participant