-
Notifications
You must be signed in to change notification settings - Fork 0
/
C65TargetMachine.cpp
106 lines (90 loc) · 3.22 KB
/
C65TargetMachine.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
//===-- C65TargetMachine.cpp - Define TargetMachine for C65 ---------------===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#include "C65TargetMachine.h"
#include "llvm/CodeGen/Passes.h"
#include "llvm/Support/TargetRegistry.h"
#include "llvm/Transforms/Scalar.h"
#include "llvm/CodeGen/TargetLoweringObjectFileImpl.h"
#include "llvm/CodeGen/TargetPassConfig.h"
#include "llvm/Target/TargetLoweringObjectFile.h"
using namespace llvm;
extern "C" void LLVMInitializeC65Target() {
// Register the target.
RegisterTargetMachine<C65TargetMachine> X(The65C816Target);
}
static const char *DescriptionString6502 =
"e-m:e-p:16:8-i16:8-i32:8-i64:8-n8:16:32:64-S8";
static const char *DescriptionString65816 =
"e-m:e-p:16:8-p1:32:8-i16:8-i32:8-i64:8-n8:16:32:64-S8";
static Reloc::Model getEffectiveRelocModel(Optional<Reloc::Model> RM) {
if (!RM.hasValue())
return Reloc::Static;
return *RM;
}
static CodeModel::Model getEffectiveCodeModel(Optional<CodeModel::Model> CM) {
if (CM)
return *CM;
return CodeModel::Small;
}
static std::string computeDataLayout(const Triple &TT, StringRef CPU,
const TargetOptions &Options) {
// TODO: Make the CPU distinctions conform better to the triple
// system
if (CPU.empty() || CPU == "generic") {
CPU = "65816";
}
if (CPU == "65816" || CPU == "65802")
return DescriptionString65816;
else
return DescriptionString6502;
}
C65TargetMachine::C65TargetMachine(const Target &T, const Triple &TT,
StringRef CPU, StringRef FS,
const TargetOptions &Options,
Optional<Reloc::Model> RM,
Optional<CodeModel::Model> CM,
CodeGenOpt::Level OL, bool JIT)
: LLVMTargetMachine(T, computeDataLayout(TT, CPU, Options), TT, CPU, FS,
Options, getEffectiveRelocModel(RM),
getEffectiveCodeModel(CM), OL),
TLOF(make_unique<TargetLoweringObjectFileELF>()),
Subtarget(TT, CPU, FS, *this) {
initAsmInfo();
}
const C65Subtarget *
C65TargetMachine::getSubtargetImpl(const Function &F) const {
return &Subtarget;
}
namespace {
/// C65 Code Generator Pass Configuration Options.
class C65PassConfig : public TargetPassConfig {
public:
C65PassConfig(C65TargetMachine &TM, PassManagerBase &PM)
: TargetPassConfig(TM, PM) {}
C65TargetMachine &getC65TargetMachine() const {
return getTM<C65TargetMachine>();
}
bool addInstSelector() override;
void addPostRegAlloc() override;
void addPreEmitPass() override;
};
} // end anonymous namespace
bool C65PassConfig::addInstSelector() {
addPass(createC65ISelDag(getC65TargetMachine()));
return false;
}
void C65PassConfig::addPostRegAlloc() {
}
void C65PassConfig::addPreEmitPass() {
addPass(createC65ZInstrExpanderPass());
addPass(createC65RegSizeInsertPass());
}
TargetPassConfig *C65TargetMachine::createPassConfig(PassManagerBase &PM) {
return new C65PassConfig(*this, PM);
}