Verilog-AMS parser #306
kev-cam
started this conversation in
Show and tell
Verilog-AMS parser
#306
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
Just FYI, I have a couple of repos -
A Verilog-AMS parser - https://github.com/kev-cam/v2k-top
Xyce hacks for mixed-signal - https://github.com/kev-cam/xyce-top
Beta Was this translation helpful? Give feedback.
All reactions