Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rework of GMUX after CLOCK insertion #36

Merged

Conversation

mkurc-ant
Copy link

This PR fixes the issue with requirement of having a GMUX connected to each CLOCK pad in explicitly in netlist. Instead of using the Yosys' command clkbufmap a ckpad cell is techmapped to a CLOCK_CELL + GMUX_IP pair.

Fixes f4pga#1556

Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
@kkumar23 kkumar23 merged commit 2575ab9 into QuickLogic-Corp:quicklogic-upstream-rebase Jun 29, 2020
@umarcor umarcor deleted the clock_gmux_fix branch March 22, 2022 21:52
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants