Lab 3 – Four bit, Seven Segment Decoder

Name: Robert Bara

Section #: 003

Date: 02/06/2020

Summary/Abstract


The idea of this lab is to create a seven-segment decoder by converting 4-bit hexadecimal code to a corresponding 7-bit code. This will be done by creating two modules and instantiating them into the lab3_decoder module. The running the .bit file will then allow the board to display hexadecimal characters 0-9, a-f on the anodes and cathodes of basys3 hardware board by using switches 0:6 and the corresponding truth tables.

Introduction

For this lab, essential background information includes knowledge of number systems such as binary to hexadecimal as well as the Verilog syntax for case statements, if statements, and instantiation. The fourbit, seven segment decoder is essential to future labs because it introduces the 7-segment display on the basys3 board which will be used for future labs, as well as applying Verilog case statements and always blocks, which can make the conditions from truth tables a lot easier and more efficient. It is useful to refer to the basys3 board's reference manual to understand how each switch will correspond to the Verilog code. The display is an active high, however the anodes and cathodes are an active low, meaning in the truth tables generated, 0=on and 1=off. Switches (0-3) will be used to describe the hexadecimal code, switches (4-5) will dictate which anode will be lit up, and switch 6 will turn the display on and off.

Procedure

Keeping in mind the active high vs active low as described in the introduction, the following truth tables can be generated for the 4-bit anode code and the 7-bit segment code:



The truth table for the 7-bit segment code functions a bit strangely, using the reference from the lab manual,




Figure 17. An un-illuminated seven-segment display and nine illumination patterns corresponding to decimal digits.


Common anode

AN3 AN2 AN1 AN0

FOUR-digit Seven Segment Display


Individual cathodes

The cathodes have to be correspond with a visual representation of what the hexadecimal numbers and letters will appear as on the board, therefore the 7-bit segment code should be written in the order of cathodes as: GFEDCBA as shown in the truth table below:



Upon doing this, I entered the truth tables into the corresponding test benches into Verilog and began constructing my code. The design works by instantiating 2 modules within a the larger lab3_decoder module, using this I was able to code the anode_decoder and svn_seg_decoder with no mismatches since I also established the rules for the testbench by inputting the truth table, therefore as long as my syntax and logic flow is correct, the code follows the schematic below and the simulations run 100% correct, which can then be checked using GTKWave and uploaded into the Basys3 board for hardware implementation.

Block D'ugram



Results

Overall my experience with the lab turned out to be a success. After verifying the truth table and implementing it into the testbenches, the hardest part for me was understanding the rules of the Verilog case statements. Originally, I was putting case 1, case 2, etc. in front of the inputs but quickly realized that is not necessary. The only syntax errors I received was from not including the default originally, but then it worked fine. I also originally was using an else statement after my if statement in the svn_seg_decoder module but I realized I could just initialize when the segment is off before the if statement. Instantiating the gates proved to be straight forward after being given the example for the anode_decoder instantiation. I also checked my code using the GTKWave debugger but will not include this since it is optional for this lab. My simulations ran with no mismatches and the hardware implementation lit up with the corresponding truth table combinations.

Design Code

Here is the testbench for the anode_decoder:

```
tb_anode_decod ×
                       1 //
2 // lab3 : version 02/04/2020
3 //
4
   //
 5 //
 6 // This file contains the test vectors for the anode decoder.
7 // The first two columns are the switch inputs.
   // The next four columns are the anode data.
9 // It needs to be 4 lines long to cover all possibilities.
10
   11
11 00_1110 // example ... need 3 more test vectors
12 01 1101 //1
13 10_1011 //2
14 11 0111 //3
```

The testbench for the svn_seg_decoder:

Since it is an active low design, 7'b1111111 is all off

```
1 //
    // lab3 : version 02/04/2020
 3 //
 4 //
   //
 5
   // This file contains the test vectors for a seven segment decoder.
 6
 7 // The first column in the enable signal.
 8 // The next four columns are the inputs: d[4:0].
   // The next six columns are the segment data - gfedcba.
10
    // It needs to be 32 lines long to cover all possibilities.
11
    1_0000_1000000 // example vector for zero
12
13 // complete the other 9 vectors here
14  1 0001 1111001 //hexadecimal 1
15  1_0010_0100100 // hexadecimal 2
    1_0011_0110000 // hexadecimal 3
16
    1_0100_0011001 //hexadecimal 4
17
21 1_1000_0000000 //hexadecimal 8
22 1_1001_0010000 //hexadecimal 9
23 1_1010_0100000 // hexadecimal a
24 1_1011_0000011 // hexadecimal b
25  1 1100 1000110 // hexadecimal c
26 1_1101_0100001 // hexadecimal d
27 1_1110_0000110 // hexadecimal e
28 1_1111_0001110 // hexadecimal f
29 // now finish off the other 16 vectors for the condition: enable = 0
    0_0000_1111111  // example vector for zero
0_0001_1111111  //hexadecimal 1
30
31
32
    0 0010 1111111 // hexadecimal 2
    0_0011_1111111 // hexadecimal 3
33
34 0_0100_1111111 //hexadecimal 4
35 0 0101 1111111 //hexadecimal 5
    0_0110_1111111 //hexadecimal 6
36
    0_0111_1111111 //hexadecimal 7
0_1000_1111111 //hexadecimal 8
37
38
39
    0 1001 1111111 //hexadecimal 9
40 0_1010_1111111  // hexadecimal a
41 0_1011_1111111  // hexadecimal b
42 0 1100 1111111 // hexadecimal c
43 0_1101_1111111 // hexadecimal d
44 0_1110_1111111 // hexadecimal e
    0 1111 1111111 // hexadecimal f
45
```

Code for the anode_decoder using Verilog case statements:

```
T
    anode_decoder.s lab3_
 1
   // lab3 : version 02/04/2020 Robert Bara
 2
 3
   `timescale 1ns / 1ps
 4
 7 module anode_decoder(
 8
      output logic [3:0] anode,
 9
      input logic [1:0] switch_in
10
11
12
     // add the design code here
13
      always_comb begin
14
       case (switch_in)
         2'b00: anode=4'b1110;
15
16
          2'b01: anode=4'b1101;
17
          2'b10: anode=4'b1011;
          2'b11: anode=4'b0111;
18
          default: anode=4'b1111;
19
20
        endcase
21
      end
22
   endmodule
23
```

Code for the svn seg decoder using case and if statements:

```
T
      tb\_anode\_decod \times \\
                          tb_svn_seg_decc×
                                                                   anode_decoder.s
                                                                                        lab3 decoder.sv
                                               svn\_seg\_decode \times
  1
     // lab3 : version 02/04/2020
  2
     // Robert Bara
`timescale 1ns / 1ps
  3
  4
                        6
     7
     module svn_seg_decoder(
         output logic [6:0] seg_out,
  8
  9
         input logic [3:0] bcd_in,
 10
         input logic display_on
 11
         );
 12
 13
         // add the design code here
 14
         always_comb begin
             seg_out=7'b1111111; //initializing the condition, so anything else goes to 1 which is active high (off)
 15
 16
             if (display_on==1) begin
 17
                 case (bcd in)
                    4'b0000: seg_out=7'b1000000;
 18
                                                   //hexadecimal 0
 19
                    4'b0001: seg_out=7'b1111001; //hexadecimal 1
                    4'b0010: seg_out=7'b0100100; // hexadecimal 2
 20
 21
                    4'b0011: seg_out=7'b0110000; // hexadecimal 3
 22
                    4'b0100: seg_out=7'b0011001; //hexadecimal 4
                    4'b0101: seg_out=7'b0010010; //hexadecimal 5
 23
 24
                    4'b0110: seg_out=7'b0000010; //hexadecimal 6
 25
                    4'b0111: seg_out=7'b1111000; //hexadecimal 7
                    4'b1000: seg_out=7'b0000000; //hexadecimal 8
 26
 27
                    4'b1001: seg_out=7'b0010000; //hexadecimal 9
                                                 // hexadecimal a
 28
                    4'b1010: seg_out=7'b0100000;
                    4'b1011: seg_out=7'b0000011;
                                                 // hexadecimal b
 29
 30
                    4'b1100: seg_out=7'b1000110;
                                                 // hexadecimal c
 31
                    4'b1101: seg_out=7'b0100001;
                                                 // hexadecimal d
                                                  // hexadecimal e
 32
                    4'b1110: seg_out=7'b0000110;
                    4'b1111: seg_out=7'b0001110;
 33
                                                  // hexadecimal f
 34
                    default: seg_out=7'b111111;
 35
                endcase
 36
 37
         end
 38
     endmodule
```

Instantiating both modules within the lab3_decoder module:

```
1
     tb anode decod ×
                     tb svn seg decc×
                                      svn seg decode ×
                                                       anode decoder.s
                                                                        lab3 decoder.sv
 1
    // lab3 : version 02/04/2020
 2
 3
    //
 4
    `timescale 1ns / 1ps
    6
    7
    module lab3 decoder(
 8
       output logic [3:0] an,
       output logic [6:0] cathode,
 9
 10
       input logic [6:0] sw
 11
       );
 12
 13
       // instantiate the two modules here
       // be sure and use the correct instance names
 14
 15
       anode_decoder u_ad (.anode(an),.switch_in(sw[5:4]));
 16
       svn_seg_decoder u_svn (.seg_out(cathode),.bcd_in(sw[3:0]),. display_on(sw[6]));
 17
    endmodule
```

Simulation Results

Simulation file of the anode decoder module with no mismatches:

```
svn_seg_decode × anode_decoder.s × lab3_decoder.sv ●
    tb_anode_decod × \ tb_svn_seg_dec( × \
                                                                                                          tb\_anode\_decod \times
    #-----
 2 # xsim v2018.2 (64-bit)
 3 # SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
   # IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
5 # Start of session at: Thu Feb 6 14:35:54 2020
 6 # Process ID: 16585
   # Current directory: /home/tuj22026/2613_2020s/lab3
   # Command line: xsim -mode tcl -source {xsim.dir/work.tb_anode_decoder/xsim_script.tcl}
9 # Log file: /home/tuj22026/2613_2020s/lab3/xsim.log
10 # Journal file: /home/tuj22026/2613_2020s/lab3/xsim.jou
11
12  source xsim.dir/work.tb_anode_decoder/xsim_script.tcl
# xsim {work.tb_anode_decoder} -autoloadwcfg -tclbatch {tb_anode_decoder.tcl} -onerror quit
14 Vivado Simulator 2018.2
15 Time resolution is 1 ps
16 source tb_anode_decoder.tcl
17 ## run all
18
   Simulation complete - no mismatches!!!
19 $finish called at time : 80 ns : File "/home/tuj22026/2613_2020s/lab3/tb_anode_decoder.sv" Line 66
21 INFO: [Common 17-206] Exiting xsim at Thu Feb 6 14:36:04 2020...
22
```

Simulation file of the svn_seg_decoder module with no mismatches:

```
tb_svn_seg_c× svn_seg_dec×
                                                         anode_decod× lab3_decoder •
    tb_anode_de ×
                                                                                                 tb_anode_de ×
                                                                                                                   tb_lab3_deco×
                                                                                                                                      tb\_svn\_seg\_dec
    # xsim v2018.2 (64-bit)
3 # SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
4 # IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
5 # Start of session at: Thu Feb 6 14:35:31 2020
   # Process ID: 11345
    # Current directory: /home/tuj22026/2613_2020s/lab3
   # Command line: xsim -mode tcl -source {xsim.dir/work.tb_svn_seg_decoder/xsim_script.tcl} # Log file: /home/tuj22026/2613_2020s/lab3/xsim.log
10 # Journal file: /home/tuj22026/2613 2020s/lab3/xsim.jou
11 #-----
12 source xsim.dir/work.tb svn seg decoder/xsim script.tcl
13 # xsim {work.tb_svn_seg_decoder} -autoloadwcfg -tclbatch {tb_svn_seg_decoder.tcl} -onerror quit
14
    Vivado Simulator 2018.2
15 Time resolution is 1 ps
16
   source tb_svn_seg_decoder.tcl
    ## run all
    Simulation complete - no mismatches!!!
    $finish called at time: 640 ns: File "/home/tuj22026/2613_2020s/lab3/tb_svn_seg_decoder.sv" Line 67
19
21 INFO: [Common 17-206] Exiting xsim at Thu Feb 6 14:35:42 2020...
```

Simulation file of the lab3_decoder module with no mismatches:

```
T
      tb_anode_decod ×
                            tb_svn_seg_decc×
                                                 svn\_seg\_decode \times
                                                                       anode decoder.s ×
                                                                                            lab3 decoder.sv
                                                                                                                  tb_lab3_decoder ×
     # xsim v2018.2 (64-bit)
     # SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
    # IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    # Start of session at: Thu Feb 6 14:30:39 2020
    # Process ID: 9993
     # Current directory: /home/tuj22026/2613_2020s/lab3
    # Command line: xsim -mode tcl -source {xsim.dir/work.tb_lab3_decoder/xsim_script.tcl}
  9
     # Log file: /home/tuj22026/2613_2020s/lab3/xsim.log
 10 # Journal file: /home/tuj22026/2613_2020s/lab3/xsim.jou
 11 #-----
 12
     source xsim.dir/work.tb_lab3_decoder/xsim_script.tcl
 # xsim {work.tb_lab3_decoder} -autoloadwcfg -tclbatch {tb_lab3_decoder.tcl} -onerror quit
 14 Vivado Simulator 2018.2
     Time resolution is 1 ps
 15
     source tb_lab3_decoder.tcl
 16
     ## run all
 17
 18
     Simulation complete - no mismatches!!!
     $finish called at time : 2560 ns : File "/home/tuj22026/2613_2020s/lab3/tb_lab3_decoder.sv" Line 72
 20
     ## exit
 21
     INFO: [Common 17-206] Exiting xsim at Thu Feb 6 14:30:49 2020...
 22
```

Hardware Implementation

Upon uploading my code, actually flipping the switches was a little bit difficult since the labels on each switch are small and hard to see, but nonetheless my design worked and I was checked off by Sivan during the lab period on 02/06/2020 at about 3:10pm.

Conclusion

This lab solidified Verilog syntax, specifically the use of writing case statements for me which I think will be useful for the upcoming exams and future labs. My truth tables matched the criteria of the active low vs active high design and by looking at the display cathodes I was able to construct the correct 7-bit segments needed to display one hexadecimal character on the desired anode. Coding the individual modules and instantiating them produced simulations with no mismatches and the .bit file correctly transformed the block design into working hardware by using the basys3 board.