Lab 6 – Arithmetic Logic Unit

Name: Robert Bara

Section #: 003

Date: 2/27/20

Summary/Abstract (10 points)

Lab 6 is about designing and Arithmetic Logic Unit (ALU) which will carry various binary operations between two 4bit binary inputs and display their decimal value using the cathodes on the Basys3 board.

Introduction (10 points)

It is crucial to understand various number systems such as binary and decimal when designing an ALU because the output may display a signed or unsigned representation of the outcome of the binary operation in decimal. Verilog syntax for case statements, concatenation, and instantiation are essential for this lab. ALU's are most commonly apart of Computer Processor Units (CPU's) within computers, cellphones, and other electronics, so understanding how to program a basic ALU will help Electrical Computer Engineers understand how computer design is done.

Procedure (15 points)


To understand how this lab works, the first step is to examine the truth table provided in the lab manual for the ALU module. This truth table explains what the output f will equal based on the inputs of a, b, and the selector switches [11:9]. F is generated by using binary operations since the inputs for a and b will be binary inputs using the switches on the basys3 board. Since the output f is only 4bits, the c_out represents the carry out which will be cut off from the display that will then be projected using the cathodes from the svn_seg_decoder module. The carry in for the operation will manually be set using switch [8] based on the truth table and arithmetic. Further explanations can be seen below by calculating the correct output for the hardware implementation.

Select Operation (signal: <i>sel</i>)	Arithmetic Operation		
3'b000	f = b with c_out = 0		
3'b001	f = a + b + c_in with c_out being set		
3'b010	f = a + b with c_out being set		
3'b011	f = a - b - c_in with c_out being set		
3'b100	f = a - b with c_out being set		
3'b101	f = a + 1 with c_out being set		
3'b110	f = a - 1 with c_out being set		
3'b111	f = a & b with c_out = 0		

[Figure 1: Truth Table for alu 1 module]


	4 bit		in pu	ts: 9=4/60101	115:1	decimal	
Binary	Unsigned	Signed		b= 416 1100			
0000	0	0		•			
0001	1	1					
0010	2	2	For Sel	. 316 100 f=	a-b 12/14	c out be	has Cat
0011	3	3	, 0		-0 -0-11-0		-7 361
0100	4	4		a = olol			In Declared this is 5-12 = -7
0101	5	5		- b - 1100	7 2'5	compliment	this makes sense since
0110	6	6		<u> </u>	V ,		
0111	7	7		+	0011		1001 = f which is -7
1000	8	-8			1		·
1001	9	-7					as a signed bolinary number
1010	10	-6			0100		
1011	11	-5		1)		The cathodes will display the
1100	12	-4	, 9	0101	1		unsigned of 9 because of the
1101	13	-3	+(-1)	+ 0100 6			
1110	14	-2	(-6)	. —			Sun-Sug- duester.
1111	15	-1	L	= 1001			

[Figure 1b: Example of case 3'b100's logic of how the ALU module calculates f]



[Figure 1c: Example of case 3'b010's logic of how the ALU module calculates f]

From this logic, the ALU module can be done using a case statement and concatenating {cout,f} for the output so it can be instantiated based on the block diagram below:



[Figure 2: Block Diagram for instantiation]

Results (45 points - see sub-sections)

Originally, I tried to complete the lab before the lab period and found the lab hard to understand but I was able to complete it within the lab period. The block diagram was a little hard to understand so I referred to how I programmed the instantiation module of lab 3 and was able to apply similar syntax to lab6 and run and simulate both modules without any mismatches. I then uploaded my .bit file to the Basys3 and examined the unassigned decimal outcome from the cathodes. As shown from the work I explained in the procedure section, I was able to verify the hardware implementation was successful and correct.

Design Code (15 points)

Design code for alu_1 module and the instantiation module are found below:

```
X
                       lab6 alu 1.sv ×
                                         lab3 decoder.sv ×
    alu 1.sv
1
2 // lab6 : version 02/25/2020
3 // Robert Bara
4 `timescale 1ns / 1ps
7
   module alu_1 (output logic [3:0] f, output logic c_out, input logic [2:0] sel,
       input logic [3:0] a, input logic [3:0] b, input logic c_in);
8
9
10
       // enter your code here
       always_comb begin
11
12
          case (sel)
              3'b001: begin //f = a + b + c in with c out being set
13
14
                 {c out,f}=a+b+c in;
15
          end
16
              3'b010: begin //f = a + b with c out being set
17
                 {c_out,f}=a+b;
18
          end
19
              3'b011: begin //f = a - b - c in with c out being set
20
                 {c_out,f}=a-b-c_in;
21
          end
              3'b100: begin //f = a - b with c_out being set
22
23
                 {c_out,f}=a-b;
24
          end
              3'b101: begin //f = a + 1 with c_out being set
25
26
                 {c_out,f}=a+1'b1;
27
          end
28
              3'b110: begin //f = a - 1 with c_out being set
29
                 {c_out,f}=a-1'b1;
30
          end
              3'b111: begin //f = a & b with c_out = 0
31
32
                 \{c_{out},f\}=\{1'b0,a\&b\};
33
34
              default: {c_out,f}={1'b0,b}; //f = b with c_out = 0
35
          endcase
36
       end
   endmodule
37
```

[Figure 1: Code for alu_1 module]

ECE 2613

```
alu 1.sv
                         lab6_alu_1.sv
                                             lab3 decoder.sv ×
 1
    // lab6 : version 02/25/2020
 2
3 // Robert Bara
                    4
   `timescale 1ns / 1ps
5
   7 module lab6_alu_1 (
        output logic c_out,
8
9
        output logic [6:0] cathode,
10
        input logic [11:0] sw
11
        logic [3:0] result;
12
13
        // enter your code here
        alu_1 u_alu (.f(result),.c_out(c_out),.sel(sw[11:9]),.c_in(sw[8]),.a(sw[3:0]),.b(sw[7:4]));
14
        svn_seg_decoder u_svn (.seg_out(cathode),.bcd_in(result),.display_on(1'b1));
15
16
17
   endmodule
18
```

[Figure 2: Code for Instantiation of alu_1 module and svn_seg_decoder from lab3]

Simulation Results (15 points)

Simulations for both modules:

```
Simulation complete - no mismatches!!!
$finish called at time : 81920 ns : File "/home/tuj22026/2613_2020s/lab6/tb_alu_1.sv" Line 67
```

[Figure 1b: Simulation for alu 1 module]

```
Simulation complete - no mismatches!!! $finish called at time : 81920 ns : File "/home/tuj22026/2613_2020s/lab6/tb_lab6_alu_1.sv" Line 117
```

[Figure 2b: Simulation for instantiation]

Hardware Implementation (10 points)

My design was demonstrated to Sivan on the afternoon of 2/27/20 at 1:40pm during the lab period

Conclusion (10 points)

Designing an ALU is essential to software design since it is a key component for doing calculations in CPU's. Understanding the logic behind number systems such as signed and unsigned binary, as well as decimal is essential to understanding how the arithmetic logic will calculate the output. By using Verilog's case statement and concatenation I was able to create a 4'b ALU module that calculates based on two 4'b inputs a and b. I then instantiated the ALU module's output of f into the seven-segment decoder module from lab 3 to generate the 4-bit unsigned decimal output for f onto the cathodes of the Basys3 board, while c_out went directly out into the board based on the block diagram. Both of my modules simulated with no mismatches and I was able to prove that my hardware implementation is correct.