Experiment 2 – Clock Adjusting and Monitoring

Seyed Mohammad Amin Atyabi

810198559

Abstract – This document is Seyed Mohammad Amin Atyabi report on experiment 2 for Digital Logic Design Lab. In this experiment we want to validated, regulate and correct the clock of circuit. We will use Frequency Regulator module to regulate clock frequency, Clock Monitoring module to validate clock and Noise Eliminator module to correct clock.

Keywords - Frequency Regulator, Nosie Eliminator, Clock Monitoring, Clock Adjusting, FPGA

Introduction

Most of digital circuits use clock to work properly. As we learned how to create the clock signal, we need to verify this signal and correct it in case of interruption to make sure our system works properly.


1. CLOCK ADJUSTING UNIT

This module is responsible for dividing frequency in the way that meets our expectations.

After creating and synthesis the circuit we tested the circuit and fill the table below.

Final Frequency adjusted Div 205	adjustedDiv	205
TATE OF THE PROPERTY OF THE PR	Danie Da Da Da Da Da Da Da Da Da Da Da Da Da	, in the second
	Commission (in the control of the co	######################################

Successful - Tue May 04 14:40:34 2021 Flow Status Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition Revision Name frequency_rd Top-level Entity Name frequency_rd Family Cyclone IV E Total logic elements 117 / 6,272 (2 %) Total combinational functions 117 / 6,272 (2 %) Dedicated logic registers 34 / 6,272 (< 1 %) 34 Total registers 47 / 92 (51 %) Total pins 0 Total virtual pins Total memory bits 0 / 276,480 (0 %) Embedded Multiplier 9-bit elements 0/30(0%) Total PLLs 0/2(0%) EP4CE6E22C6 Device Timing Models Final





As we can see in the wave form, adjustedDiv signal keep changing until it reached setPeriod desired frequency.

2. CLOCK MONITORING UNIT


This module will keep the input setPSI in bounded range and validate the clock signal to check if it is proper for system or not.

To validate the clock signal, we use 50MHz and external clock ratio.






3. Noise Eliminator Unit



CS Scanned with CamScanner

Scenario 1)



Scenario 2)

