# Experiment 1 – Clock and Periodic Signal Generation

Seyed Mohammad Amin Atyabi

810198559

Abstract— This document is Seyed Mohammad Amin Atyabi report on experiment 1 for digital logic design laboratory. In this experiment we will discuss about different method of clock generation (Ring Oscillator, LM555 Timer and Schmitt Trigger), Frequency divider and Baud Rate Generator for UART Serial Communication.


*Keywords* — Ring Oscillator, LM555, Schmitt Trigger, Frequency Divider, Baud Rate Generator for UART Serial Communication

#### INTRODUCTION

Most of digital circuits use a system called clock to work property and there are many methods to generate clock but we discuss about three of them in this experiment. Then we will design a Baud Rate Calculator for UART Serial Communication.

# CLOCK GENERATION USING ICS AND ANALOG COMPONENTS

#### A. Ring Oscillator



By measuring two points time in wave form of ring oscillator we collect these data:


Time<sub>1</sub>: 32 ns Time<sub>2</sub>: 51.3 ns

- 1. So, the time period of propagation delay of this chain will be 19.3 ns.
- 2. Using the delay formula:

$$2N \times Delay_{inv} = 19.3ns$$

$$\begin{aligned} \textit{Delay}_{inv} &= \frac{19.3ns}{2 \times 5} \\ \textit{Delay}_{inv} &= 1.93ns \end{aligned}$$

#### B. LM555 Timer



In LTspice software LM555 IC named NE555.

$$R_2 = 1K\Omega$$
)

$$T = 0.693 \times 3 \times 10^3 \times 10 \times 10^{-9} = 20ns$$
  
 $F = 50KHz$   
 $Duty\ Cycle \cong 66\%$ 

$$R_2 = 10K\Omega$$
)


$$T = 0.693 \times 21 \times 10^{3} \times 10 \times 10^{-9} = 145 ns$$
  
 $F = 6.9 KHz$   
 $Duty\ Cycle \cong 52.38\%$ 

$$R_2 = 100K\Omega$$
)

$$T = 0.693 \times 201 \times 10^3 \times 10 \times 10^{-9} = 1.4 ms$$
  
 $F = 714 Hz$ 

 $Duty\ Cycle\cong 50.25\%$ 

### C. Schmitt Trigger Oscillator



For every resistor value we calculate time from wave form, then calculate frequency to find  $\alpha$  value.

$$R = 470\Omega$$
)

Time<sub>1</sub>: 22.7µs

Time<sub>2</sub>:  $26.3 \mu s$ 


 $T = 3.6\mu s$  F=278KHz

 $\alpha = 1.3$ 

$$\begin{split} R &= 1 K \Omega) \\ & \quad Time_1: 23.7 \mu s \\ & \quad Time_2: 30.9 \mu s \\ & \quad T &= 7.2 \mu s \\ & \quad \alpha &= 1.39 \end{split} \qquad F &= 139 KHz \\ & \quad \alpha &= 1.39 \\ R &= 2.2 K \Omega) \\ & \quad Time_1: 19.9 \mu s \\ & \quad Time_2: 35.2 \mu s \\ & \quad T &= 15.2 \mu s \\ & \quad \alpha &= 1.45 \end{split} \qquad F = 65.8 KHz$$


#### 2. FPGA DESIGN

#### A. Ring Oscillator



We chose 5 as number of inverter gates and 1.93 as delay of each gate. Also, we generate a starter signal to initiate the chain, the time value of starter signal is  $N \times Delay_{inv}$  witch in our case is 9.65ns.


#### B. Synchronous Counter as a Frequency Divider




We designed the frequency divider using 74193 IC in Quartus program. Then synthetize the schematic to create Verilog description and timing files to simulate the circuit.

The preset mechanism helps us to indicate when do circuit starts to load our manual values to divide frequency.

By input value  $(10001110)_2$  as input to circuit  $(255_{10} - 113_{10} = 142_{10} = 10001110_2)$  we have a modulo 113 frequency divider.






In simulation I find out the clock speed is too high for this circuit so I had to lower the frequency of clock by adding more not gate and increase time delay of each not gate. In this simulation I have 7 inverter gates with delay of 3ns, So the frequency of clock will be 23.8MHz.


By measuring two points of frequency divider where we have carry out, below data collected:

Time<sub>1</sub>: 4985355ps Time<sub>2</sub>: 39731355ps T = 4746000ps F = 210.7KHz

So, by dividing above frequencies  $(\frac{23.8MHz}{210.7KHz})$  we have  $\cong 113$  ratio witch we expect.

## C. T Flip-Flop





Then we create a T-Flip-Flop using a JK-Flip-Flop to make frequency divider duty cycle 50%.

# 2. BAUD RATE GENERATOR FOR UART SERIAL COMMUNICATION

## A. Automatic Baud Rate Generator

