This repository contains my Digital Logic Design Lab course projects (Spring 2021) at University of Tehran.
- Lab1 : Clock and Periadic Signal Generation
- Lab2 : Clock Adjustment and Monitoring
- Lab3 : Function Generator
- Lab4 : Integrated System
-
Notifications
You must be signed in to change notification settings - Fork 1
SM2A/Digital_Logic_Design_Lab_Course_Projects
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
🎓💻University of Tehran Digital Logic Design Lab Course Projects - Spring 2021
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published