
# Washing Machine



Author

Diogo Vilar Sardinha Electrical and Computer Engineer

## Contents

1	Introduction	1
2	Simulations	1
3	Verilog code	6
4	Place and Route 4.1 Report place and route $(f = 50 MHz)$	8 8 11
5	Final considerations	15
Li	st of Figures	15

#### 1 Introduction

In this lab work I study the design of digital systems using one of the most common hardware description languages (HDL), Verilog (the other is VHL).

Using the Verilog language it is intended to implement in FPGA a state machine to control a washing machine. The board I use is the Basys 2 Spartan-3E FPGA Trainer Board.

I started by drawing the states and transitions diagram of Figure 1, detailing the intended operation for the state machine, and it was through this diagram that I wrote the code that was implemented on the board.




Figure 1: Finite state machine to be implemented

Once the desired implementation is defined, I developed the verilog code, as presented in the following section

#### 2 Simulations

Once the code is created, I proceeded to the simulations. In Xilinx Software I created a *test bench* in verilog to test my developed model. The bench test is a very useful tool that allows you to test the digital circuits developed without the need for hardware.

In the test bench file I introduced a clock signal and several sequences of input signals.

Listing 1: wash\_fsm\_tb.v

```
2 // Author: Diogo Vilar Sardinha
3 // Module Name:
                 wash_fsm_tb.v
4 // Project Name: TB
5 // Target Device: XC2S300E
_{\rm 6} // Tool versions: ISE 10.1 + ModelSIM or ISIM
7 // Description: Washing Machine Controller TestBench
9 /*
10 *
       Notes:
         1) Verilog code
11 *
         2) Simulation images of the circuit
12 *
13 *
          3) Place and route report for 50MHz
          4) Place and route report for the maximum frequency to which the
   Clocked at 50 MHz (T = 20 ns) (50M ticks per second)
16 *
         (ucf diz: T=10ns 50%High)
17 *
18 *
         To reduce simulation time, use smaller time delays in the
19 *
         state transitions Wash->Drain and Speed->Ready.
20 *
         Example:
                  Wash->Drain 160 ns
21 *
22 *
                  Speed->Ready 80 ns
23 */
25 `timescale 1 ns / 1 ns
_{26} /* timescale 1ns/1ns means the time unit and time precision of a module that
  _{
m 27} * The simulation time and delay values are measured using time unit.
_{\rm 28} * The precision factor is needed to measure the degree of accuracy of the time

    unit,

29 * in other words how delay values are rounded before being used in simulation.
30 * Whatever times you mensioned in verilog code will be taken in ns.eq.
_{31} * Resolution of 1ns means you can have 1ns as smallest representation of the

    time.

32 */
34 module testbench;
36 // Inputs
37 reg reset;
ss reg clk;
39 reg start;
40 reg full;
11 reg empty;
42 reg cold;
44 // Outputs
45 wire ready;
46 wire water_in;
47 wire heat_r;
48 wire wash;
49 wire drain;
50 wire speed;
52 // Instantiate the Unit Under Test (UUT) or (DUT) Device Under Test
53 wash_fsm uut (
.reset(reset),
.clk(clk),
.start(start),
.full(full),
```

```
.empty(empty),
    .cold(cold),
60
     .ready(ready),
     .water_in(water_in),
61
62
     .heat_r(heat_r),
     .wash (wash),
63
    .drain(drain),
64
    .speed(speed)
65
   );
66
67
     // Clock generator
68
     #10.0 clk = ~clk; // Toggle clock every 10 ticks (T=20ns)
70
71
     initial begin
72
        // Initialize Inputs
7.3
    reset = 1;
74
    clk = 1;
7.5
    start = 0;
76
    full = 0;
77
    empty = 0;
    cold = 0;
         // Display initial message
81
         $display("Washing Machine FSM");
82
83
    // Add stimulus here
84
         @(negedge clk)
85
            reset = 0;
86
     $display("Time = %t ns, reset assigned '0'", $time*10);
87
         @(negedge clk)
88
89
            start = 1;
         $display("Time = %t ns, start assigned '1'", $time*10);
         @(negedge clk)
            full = 1;
         $display("Time = %t ns, full assigned '1'", $time*10);
         @(negedge clk)
94
            cold = 1;
95
         $display("Time = %t ns, cold assigned '1'", $time*10);
96
         @(negedge clk)
97
            cold = 0;
98
         $display("Time = %t ns, cold assigned '0'", $time*10);
99
    while (drain != 1) begin #1; end
100
         @(negedge clk)
101
            empty = 1;
102
103
        while(ready != 1) begin #1; end
104
         $stop;
105
106
         @(negedge clk)
107
            start = 1;
108
         $display("Time = %t ns, start assigned '1'", $time*10);
109
         @(negedge clk)
110
            full = 1;
111
         $display("Time = %t ns, full assigned '1'", $time*10);
112
         @(negedge clk)
            cold = 1;
114
         $display("Time = %t ns, cold assigned '1'", $time*10);
115
         @(negedge clk)
116
            cold = 0;
117
         $display("Time = %t ns, cold assigned '0'", $time*10);
118
```

```
while (drain != 1) begin #1; end
119
         @(negedge clk)
120
121
            empty = 1;
         while (ready != 1) begin #1; end
122
123
         $stop;
    end
124
125
        always @(posedge ready)
126
            $display("Time = %t ns, entering Ready state", $time*10);
127
         always @(posedge water_in)
128
            $display("Time = %t ns, entering Water In state", $time*10);
129
         always @(posedge wash)
130
            $display("Time = %t ns, entering Wash state", $time*10);
         always @(posedge drain)
            $display("Time = %t ns, entering Drain state", $time*10);
133
         always @(posedge speed)
134
            $display("Time = %t ns, entering Speed state", $time*10);
135
         always @(posedge heat_r)
136
            $display("Time = %t ns, heat_r asserted", $time*10);
137
         always @(negedge heat_r)
138
            $display("Time = %t ns, heat_r de-asserted", $time*10);
139
141 endmodule
```

In the Figure 2 we have an overview of the simulation going through all 5 states in the state machine and their associated sinais.

Representation and colors of the signals in the simulation:

- Clock Yellow
- Reset Red
- Inputs(Buttons) Blue
- Outputs (5 States + heat r) Green
- Current state (binary) Green




Figure 2: Overview of simulation with all existing state and signals

The transition between the first three states is in Figure 3.




Figure 3: View of the simulation with the first 3 states

The dwell time in the state wash was changed from 4s to 400ns to be faster the simulation analysis as it happens in the Figure 4.




Figure 4: View of the simulation with states 2, 3 and 4  $\,$ 

The dwell time in the *speed* state has been changed from 2s to 200ns to be faster to analyze the simulation Figure 5.




Figure 5: View of the simulation with states 2, 3, 4, 0, 1 and 2

### 3 Verilog code

Listing 2: wash fsm.v

```
2 // Author: Diogo Vilar Sardinha
3 // Module Name: wash_fsm.v
4 // Project Name: Laboratory - Digital Circuits - State machine
5 // Target Devices: Basys 2 Spartan-3E FPGA
6 // Description:
9 `timescale 1ns / 1ns
11 module wash_fsm

→ (clk,ready,water_in,wash,drain,speed,heat_r,reset,start,full,cold,empty);
12
input clk, reset, start, full, cold, empty;
output ready, water_in, wash, drain, speed, heat_r;
15 // output is declared reg so that it can be assigned in an always block:
reg ready, water_in, wash, drain, speed, heat_r;
parameter state0=0, state1=1, state2=2, state3=3, state4=4;
reg[2:0] nxt_st = state0, state = state0;
20
^{22} Clock -> f = 50MHz -> T = 1/50M = 20ns
^{24} 4 seconds -> 4 * 50M clock periods -> 4s = (200 000 000) *T
25 2 seconds -> 2 * 50M clock periods -> 2s = (100 000 000) *T
27 200 000 000 = 101 11110 10111 10000 10000 00000
28 Nr of bits needed on register = 28bits
29
30
31 // Clock counter for countdown :
reg[27:0] t = 0 ;
33 // State countdown start values :
34 parameter st2_counter = 200000000 , st4_counter = 100000000 ;
```

```
35 // State countdown enabler :
reg countdown_on = 0;
37
38 /*----
   Always Block -> Time countdowns for states transitions
40 /-----
41 always @ (posedge clk)
begin: state_change_countdown
if (countdown_on) t = t + 1;
    else t = 0;
44
   end
45
46
47 /*----
48 Always Block -> Device Inputs detection
49 /----
50 always @(*)
  begin : next_state_logic
51
   heat_r = 0;
    countdown_on = 0;
   nxt_st= state;
54
    case (state)
state0: begin
55
56
         countdown_on = 0;
57
        if (start) nxt_st = state1;
58
         end
59
    state1: begin
60
        countdown_on = 0;
61
         if (full) nxt_st = state2;
         end
state2: begin
        if (cold) heat_r = 1;
65
         else heat_r = 0;
66
         countdown_on = 1;
67
        if (t == st2_counter-1)
68
         begin
69
          nxt_st = state3;
70
71
          heat_r = 0;
72
73
         end
    state3: begin
         countdown_on = 0;
75
         if (empty) nxt_st = state4;
76
         end
77
    state4: begin
78
         countdown_on = 1;
79
         if (t == st4_counter-1) nxt_st = state0;
80
         end
81
82
     default: nxt_st = state0; // default avoids latches*/
83
85
   end
86
87 /*-----
       Always Block -> Reset input detection
88
on always ( (posedge reset, posedge clk)
91 begin : reset_detector
92  if (reset) state <= state0;</pre>
   else state <= nxt_st;</pre>
93
94 end
```

```
Always Block -> Output actions on each state
   always @ (state)
    begin : output_logic
101
      case (state)
       state0: begin ready=1; water_in=0; wash=0; drain=0; speed=0; end
102
        state1: begin ready=0; water_in=1; wash=0; drain=0; speed=0; end
103
        state2: begin ready=0; water_in=0; wash=1; drain=0; speed=0; end
104
        state3: begin ready=0; water_in=0; wash=0; drain=1; speed=0; end
105
        state4: begin ready=0; water_in=0; wash=0; drain=0; speed=1; end
106
        default begin ready=1; water_in=0; wash=0; drain=0; speed=0; end
107
108
    end
109
111 endmodule
```

#### 4 Place and Route

#### 4.1 Report place and route (f = 50MHz)

I tested the behavior of the board for the frequency of 50 Mhz (T = 10 ns) by changing the clock settings in the ucf file that allows the mapping of the board outputs.

Listing 3: wash fsm.par 50Hz

```
Release 14.7 par P.20131013 (nt)
2 Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
4 DIOGOLAPTOP::
6 par -filter C:/.Xilinx/wash_fsm/iseconfig/filter.filter -w -intstyle ise -ol
7 high -t 1 wash_fsm_map.ncd wash_fsm.ncd wash_fsm.pcf
10 Constraints file: wash_fsm.pcf.
11 Loading device for application Rf_Device from file 3s100e.nph in environment
  "wash_fsm" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
14 Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to
  → 100.000 Celsius)
15 Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)
18 Device speed data version: "PRODUCTION 1.27 2013-10-13".
19
21 Design Summary Report:
 Number of External IOBs
                                                   12 out of 83 14%
24
    Number of External Input IOBs
25
26
       Number of External Input IBUFs
27
         Number of LOCed External Input IBUFs
                                                  6 out of 6
28
```

```
Number of External Output IOBs
31
32
        Number of External Output IOBs
                                                     6
33
         Number of LOCed External Output IOBs
                                                   6 out of 6
                                                                  100%
34
35
36
     Number of External Bidir IOBs
37
38
39
     Number of BUFGMUXs
                                               1 out of 24
40
                                                                 3%
     Number of Slices
                                               30 out of 960
41
       Number of SLICEMs
                                               0 out of 480
                                                                 00
42
43
44
46 Overall effort level (-ol): High
47 Placer effort level (-pl):
48 Placer cost table entry (-t): 1
49 Router effort level (-rl):
                               High
51 Starting initial Timing Analysis. REAL time: 1 secs
52 Finished initial Timing Analysis. REAL time: 1 secs
55 Starting Placer
56 Total REAL time at the beginning of Placer: 1 secs
57 Total CPU time at the beginning of Placer: 1 secs
59 Phase 1.1 Initial Placement Analysis
60 Phase 1.1 Initial Placement Analysis (Checksum: 10a301f5) REAL time: 1 secs
62 Phase 2.7 Design Feasibility Check
63 Phase 2.7 Design Feasibility Check (Checksum:10a301f5) REAL time: 1 secs
65 Phase 3.31 Local Placement Optimization
66 Phase 3.31 Local Placement Optimization (Checksum: 10a301f5) REAL time: 1 secs
68 Phase 4.2 Initial Clock and IO Placement
70 Phase 4.2 Initial Clock and IO Placement (Checksum:11efa21d) REAL time: 1 secs
72 Phase 5.30 Global Clock Region Assignment
73 Phase 5.30 Global Clock Region Assignment (Checksum:11efa21d) REAL time: 1
  \hookrightarrow secs
75 Phase 6.36 Local Placement Optimization
76 Phase 6.36 Local Placement Optimization (Checksum:11efa21d) REAL time: 1 secs
78 Phase 7.8 Global Placement
79 . .
80 . .
81 Phase 7.8 Global Placement (Checksum:347ae458) REAL time: 2 secs
83 Phase 8.5 Local Placement Optimization
84 Phase 8.5 Local Placement Optimization (Checksum: 347ae458) REAL time: 2 secs
86 Phase 9.18 Placement Optimization
87 Phase 9.18 Placement Optimization (Checksum: 36060b8a) REAL time: 2 secs
89 Phase 10.5 Local Placement Optimization
```

```
90 Phase 10.5 Local Placement Optimization (Checksum: 36060b8a) REAL time: 2 secs
92 Total REAL time to Placer completion: 2 secs
93 Total CPU time to Placer completion: 2 secs
94 Writing design to file wash_fsm.ncd
96
97
98 Starting Router
101 Phase 1: 187 unrouted; REAL time: 3 secs
103 Phase 2: 169 unrouted; REAL time: 3 secs
105 Phase 3: 14 unrouted; REAL time: 3 secs
107 Phase 4: 14 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
 → REAL time: 3 secs
109 Phase 5: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                      REAL

→ time: 3 secs

111 Updating file: wash_fsm.ncd with current fully routed design.
113 Phase 6: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                      REAL
 114
115 Phase 7 : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                      REAL
 117 Phase 8: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                       REAL
 119 Total REAL time to Router completion: 3 secs
120 Total CPU time to Router completion: 3 secs
122 Partition Implementation Status
124
No Partitions were found in this design.
129 Generating "PAR" statistics.
131 *************
132 Generating Clock Report
133 *************
134
Clock Net | Resource | Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
                      +----+
    clk_BUFGP | BUFGMUX_X2Y11| No | 17 | 0.004 | 0.060
_{141} * Net Skew is the difference between the minimum and maximum routing
_{142} only delays {f for} the net. Note this is different from Clock Skew which
143 is reported in TRCE timing report. Clock Skew is the difference between
144 the minimum and maximum path delays which includes logic delays.
145
```

```
_{146} * The fanout is the number of component pins not the individual BEL loads,
147 for example SLICE loads not FF loads.
148
149 Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
150
_{\rm 151}\,{\rm Asterisk} (*) preceding a constraint indicates it was not met.
     This may be due to a setup or hold violation.
152
153
154
    Constraint
                                                      Check
                                                                | Worst Case | Best
155
     \hookrightarrow Case | Timing | Timing
                                                              Slack
                                                     Achievable | Errors |
                                                                              Score
157 -
    TS_clkin = PERIOD TIMEGRP "clk" 10 ns HIG | SETUP
                                                                     4.468ns|
                                                              0 |
                                      0

→ 5.532nsl

                                                         H 50%
                                                 | HOLD
                                                                    1.478ns|
159
160
161
163 All constraints were met.
166 Generating Pad Report.
167
168 All signals are completely routed.
170 Total REAL time to PAR completion: 3 secs
171 Total CPU time to PAR completion: 3 secs
173 Peak Memory Usage: 274 MB
175 Placement: Completed - No errors found.
176 Routing: Completed - No errors found.
177 Timing: Completed - No errors found.
179 Number of error messages: 0
180 Number of warning messages: 0
181 Number of info messages: 0
183 Writing design to file wash_fsm.ncd
184
187 PAR done!
```

# 4.2 Report place and route for the maximum operating frequency (f = 214,2MHz)

By changing the clock settings in the ucf file that allows the mapping of the board outputs, I tested the behavior of the board for the frequency of 214.2MHz. This was the maximum frequency for which the circuit still worked correctly and it was possible to correctly implement the place and route of the circuit.

Listing 4: wash fsm.par 214.2MHz

```
Release 14.7 par P.20131013 (nt)
2 Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
```

```
4 DIOGOLAPTOP::
6 par -filter C:/.Xilinx/wash_fsm/iseconfig/filter.filter -w -intstyle ise -ol
7 high -t 1 wash_fsm_map.ncd wash_fsm.ncd wash_fsm.pcf
10 Constraints file: wash_fsm.pcf.
11 Loading device for application Rf_Device from file \( \bar{1} \)3s100e.nph\( \bar{1} \) in environment
  "wash_fsm" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
14 Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to
  \rightarrow 100.000 Celsius)
15 Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)
17
18 Device speed data version: "PRODUCTION 1.27 2013-10-13".
19
21 Design Summary Report:
                                                   12 out of 83 14%
Number of External IOBs
   Number of External Input IOBs
25
26
      Number of External Input IBUFs
27
        Number of LOCed External Input IBUFs 6 out of 6 100%
28
29
30
   Number of External Output IOBs
31
      Number of External Output IOBs
                                                   6
33
        Number of LOCed External Output IOBs 6 out of 6 100%
34
35
36
    Number of External Bidir IOBs
37
38
39
                                             1 out of 24 4%
30 out of 960 3%
0 out of 480 0%
    Number of BUFGMUXs
40
    Number of Slices
41
42
      Number of SLICEMs
46 Overall effort level (-ol): High
47 Placer effort level (-pl):
48 Placer cost table entry (-t): 1
49 Router effort level (-rl):
                               High
51 Starting initial Timing Analysis. REAL time: 1 secs
52 Finished initial Timing Analysis. REAL time: 1 secs
54
55 Starting Placer
56 Total REAL time at the beginning of Placer: 1 secs
57 Total CPU time at the beginning of Placer: 1 secs
59 Phase 1.1 Initial Placement Analysis
60 Phase 1.1 Initial Placement Analysis (Checksum:10a301f5) REAL time: 1 secs
```

```
62 Phase 2.7 Design Feasibility Check
63 Phase 2.7 Design Feasibility Check (Checksum:10a301f5) REAL time: 1 secs
65 Phase 3.31 Local Placement Optimization
66 Phase 3.31 Local Placement Optimization (Checksum: 10a301f5) REAL time: 1 secs
68 Phase 4.2 Initial Clock and IO Placement
70 Phase 4.2 Initial Clock and IO Placement (Checksum:11efa21d) REAL time: 1 secs
72 Phase 5.30 Global Clock Region Assignment
73 Phase 5.30 Global Clock Region Assignment (Checksum:11efa21d) REAL time: 1

    secs

75 Phase 6.36 Local Placement Optimization
76 Phase 6.36 Local Placement Optimization (Checksum:11efa21d) REAL time: 1 secs
78 Phase 7.8 Global Placement
79 . .
80 . .
81 . .
82 . .
83 . .
84 . .
85 Phase 7.8 Global Placement (Checksum: 341b8d44) REAL time: 2 secs
87 Phase 8.5 Local Placement Optimization
88 Phase 8.5 Local Placement Optimization (Checksum: 341b8d44) REAL time: 2 secs
90 Phase 9.18 Placement Optimization
91 Phase 9.18 Placement Optimization (Checksum: 365dd31f) REAL time: 2 secs
93 Phase 10.5 Local Placement Optimization
94 Phase 10.5 Local Placement Optimization (Checksum: 365dd31f) REAL time: 2 secs
96 Total REAL time to Placer completion: 2 secs
97 Total CPU time to Placer completion: 2 secs
98 Writing design to file wash_fsm.ncd
100
102 Starting Router
                             REAL time: 3 secs
105 Phase 1: 187 unrouted;
107 Phase 2: 169 unrouted;
                                REAL time: 3 secs
108
109 Phase 3: 17 unrouted;
                               REAL time: 3 secs
110
111 Phase 4: 22 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
  → REAL time: 3 secs
113 Phase 5: 0 unrouted; (Setup:199, Hold:0, Component Switching Limit:0)
  → REAL time: 3 secs
115 Updating file: wash_fsm.ncd with current fully routed design.
117 Phase 6: 0 unrouted; (Setup:199, Hold:0, Component Switching Limit:0)
  → REAL time: 3 secs
118
```

```
119 Phase 7: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                       REAL
  121 Phase 8: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                       REAL
  122
123 Phase 9: 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)
                                                                     REAL
  → time: 3 secs
124
125 Total REAL time to Router completion: 3 secs
126 Total CPU time to Router completion: 3 secs
128 Partition Implementation Status
129 -----
   No Partitions were found in this design.
131
133 -
135 Generating "PAR" statistics.
137 **********
138 Generating Clock Report
142 | Clock Net | Resource | Locked | Fanout | Net Skew (ns) | Max Delay (ns) |
     clk_BUFGP | BUFGMUX_X2Y11| No | 17 | 0.006 | 0.059
145 +----
146
_{147} * Net Skew is the difference between the minimum and maximum routing
148 only delays for the net. Note this is different from Clock Skew which
149 is reported in TRCE timing report. Clock Skew is the difference between
150 the minimum and maximum path delays which includes logic delays.
152 * The fanout is the number of component pins not the individual BEL loads,
153 for example SLICE loads not FF loads.
155 Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
157 Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
                                          | Check | Worst Case | Best
  Constraint
    | Slack |
                                          162
                                          → Achievable | Errors | Score
163 -
   TS_clkin = PERIOD TIMEGRP "clk" 4.7 ns HI | SETUP | 0.032ns|
164
    GH 50%
                                         | HOLD | 1.411ns|
             0 | 0
   \hookrightarrow |
167
169 All constraints were met.
170
171
172 Generating Pad Report.
```

```
174 All signals are completely routed.
176 Total REAL time to PAR completion: 4 secs
177 Total CPU time to PAR completion: 4 secs
178
179 Peak Memory Usage: 273 MB
180
181 Placement: Completed - No errors found.
182 Routing: Completed - No errors found.
183 Timing: Completed - No errors found.
185 Number of error messages: 0
186 Number of warning messages: 0
187 Number of info messages: 0
189 Writing design to file wash_fsm.ncd
190
191
192
193 PAR done!
```

#### 5 Final considerations

The purpose of this lab was to increase my understanding of digital systems design using one of the most common hardware description languages (HDL).

Using the Verilog language, this project was developed to implement a state machine to control a washing machine in FPGA.

I started by drawing the states and transitions diagram, detailing the intended operation for the state machine, and through it I wrote the code that was implemented on the board, after a brief review of the code writing process in Verilog.

Then, using xilinx software and using a Verilog test bench that allowed me to test several signals on the model without being necessary hardware. A test bench is a very useful working tool in the development of digital circuits.

After running a series of simulations I verified in Xilinx the correct functioning of the Verilog code developed to implement my model.

To obtain the maximum frequency at which the circuit can operate, I performed a set of tests: by changing the operating time to successively smaller values in the cfu file and I ran the "Place and Route" until it reported that it was impossible to implement the design correctly.

I ended up getting the incredible result of T=4.688ns of period, which corresponds to an operating frequency of 214.2MHz! This may be due to the fact that in the code separate processes exist for the outputs and states, thus allowing the machine to operate with these two processes in parallel. I also tested the operation of the circuit on the Basys2 board, using the diagram in Figure 1 to validate the simulations and verify the correct functioning of the state machine, which has been validated.

### List of Figures

T	Finite state machine to be implemented	1
2	Overview of simulation with all existing state and signals	4

3	View of the simulation with the first 3 states	5
4	View of the simulation with states 2, 3 and 4	5
5	View of the simulation with states 2, 3, 4, 0, 1 and 2	6
$\mathbf{List}$	of source codes	
List	of source codes  wash fsm tb.v	1
$\mathbf{List}$ $\frac{1}{2}$	wash_fsm_tb.v         wash_fsm.v	6
1	wash_fsm_tb.v	6