Skip to content

SnrNotHere16/RISCVSingleCycleProcessor

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 

Repository files navigation

RISCVSingleCycleProcessor

A RISC-V Single Cycle Processor which is done in verilog.

Testbench Verification

The following testbench verifies all 20 instrcutions. Twenty points indicates verification for the 20 instructions.

RISCV Single Cycle Processor Diagram