


Virtual Memory

Address translation

- map from virtual to physical
- cache virtual in memory physical address



Translation look-aside

- cache for address translation
- Access: TLB miss, TLB exception [OS], TLB fill, page fault [OS replace page table]
- TLB fill (valid): L1M, L2M, L3M, L3 fill, L4 fill, L5 fill.

Memory Level Parallelism

critical path: long latency instructions influence critical path → interdependency?

modern superscalar:

- non-blocking cache
- Memory Status History Register: track outstanding misses

predictor

- predictable access
- time resources → only a few accesses ahead
- idle bandwidth.

Multi-core

Unicore: MV decreasing; performance (Ain), Power (Ain); lack of ILP.

parallel architecture


- multiprocessor: multiple CPUs tightly coupled enough to cooperate on single problem
- multi-threaded: single CPU core that can execute multiple threads simultaneously
- multicore: CPU cores coexist on a single processor chip.
- Multi-subset: two or more share same system (RAM, Disk, Ethernet)

Policy

- Inclusive: everything in L1 must also be in lower level of caches
- CRU: different for different levels of caches; L3 has few information
- LFU: # times it is used; LFUDA lowers counters periodically so old.

Cache Coherency


- shared memory: synchronization + mutex
- MESI



coherency miss: miss on sharing data

Floating Point

Format



$$(-1)^s \times (\frac{m}{2^{24}} + 1) \times 2^{(e-127)}$$

- FP in hardware is much faster.
- Dedicated FP physical register file, large ALU, [Silicon Area vs Instruction] fully piped: CPI = 1 / # ports
- Methods: unrolling → IFP; tiling → MUP

Vector

- Single Instruction Multiple Data
- Impact: static instructions ↑ dynamic ↓, w/cps ↓, Energy ↓, Power ↑
- Compiler / language / Intrinsics

SMT fetch instructions from different thread context [PC, reg file]

Mechanism

- scheduler / ALU process loops
- two methods: fetch, ROB, each thread RAT, load/store queue track
- small overhead

Security

- Meltdown: read any memory mapped to this address space
- rely: aggressive speculation that causes exception
- aggressive memory permission check in the TLB
- memory mapping optimizations, high resolution timer
- Spectre: read any memory in the kernel
- aggressive speculation past branches
- careful preparation of cache
- one of order execution
- high resolution timer