New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix Verilog #121

Merged

mguthaus merged 2 commits into VLSIDA:dev from erendn:fix_verilog

Aug 30, 2021

Collaborator

erendn commented Jul 30, 2021 •

edited

Loading

There are syntax errors in Verilog files.

addr_reg registers are not updated for read-only ports.
wmask input pin is not declared for write-only ports.

These bugs are fixed in this PR.

erendn added 2 commits

July 30, 2021 12:22


          Fix addr flop in Verilog

85955ce


          Fix write masks in Verilog

e9b370b

erendn changed the title ~~Fix addr flop in Verilog~~ Fix Verilog

mguthaus merged commit ea04900 into VLSIDA:dev

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment