Skip to content

VLSIDA/OpenRAM

stable
Switch branches/tags

Name already in use

A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?
Code

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
March 8, 2023 14:35
October 31, 2023 23:24
April 29, 2019 10:26
November 7, 2023 01:18
October 8, 2021 09:11
November 15, 2018 14:38
December 7, 2019 09:50
February 7, 2023 10:30
October 31, 2023 23:24
November 8, 2023 03:28
November 16, 2018 08:56
February 7, 2023 10:30
October 31, 2023 23:24
September 3, 2023 18:35
September 3, 2023 18:35

OpenRAM

Python 3.5 License: BSD 3-clause PyPI - Downloads Open In Colab

An open-source static random access memory (SRAM) compiler.

What is OpenRAM?

OpenRAM is an award winning open-source Python framework to create the layout, netlists, timing and power models, placement and routing models, and other views necessary to use SRAMs in ASIC design. OpenRAM supports integration in both commercial and open-source flows with both predictive and fabricable technologies.

Documentation

Please see our documentation and let us know if anything needs updating.

Get Involved

Further Help

License

OpenRAM is licensed under the BSD 3-Clause License.

Publications

Contributors & Acknowledgment

  • Matthew Guthaus from VLSIDA created the OpenRAM project and is the lead architect.
  • James Stine from VLSIARCH co-founded the project.
  • Many students: Hunter Nichols, Michael Grimes, Jennifer Sowash, Yusu Wang, Joey Kunzler, Jesse Cirimelli-Low, Samira Ataei, Bin Wu, Brian Chen, Jeff Butera, Sage Walker

If I forgot to add you, please let me know!