Yihui Wang

October 11, 2022

ECE 6240

Lab#8 Interconnect Delay Optimization




Figure 1 Schematic of Buffer




Figure 2 Layout of Buffer




Figure 3 Schematic of Testbench




Figure 4 Without Buffer delay is <u>4.231ns – 400ps=3.832ns</u>




Figure 5 With Buffer Inserted in B the delay is 29.6736ns-400ps=29.2736ns




Figure 6 With Buffer Inserted in C the delay is <u>14.7853ns-400ps=14.3853ns</u>




Figure 7 With Buffer Inserted in both B and C the delay is <u>29.3064ns-400ps=28.9064ns</u>