New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Getting Gates and Transistor count #1089
Comments
A couple of steps:
That should get you a number of gates. You'll need to do the gate to transistor mapping yourself. Feel free to check out this article on ZipCPU.com for an example. Dan |
@ZipCPU Thanks. So Gates to transistor mapping is not supported. Any direction on how to achieve that. |
Depends ... how are the gates being implemented by your foundry? Seems like you'd kind of need to know that before you could go all the way to transistors. |
@ZipCPU Okay. I will use the number of gates for now. What I want to achieve is, if I have multiple implementation of say an adder how do I select one the uses few number of gates or transistors. |
Yosys maps to gates (via ABC) described in the Liberty format. The Liberty format has a attribute "area" which I think is used by ABC to make area-delay mapping decisions -- I presume this is the attribute used to capture transistor counts, so I suggest looking down that road? |
@eddiehung Will do. Thanks |
The Yosys |
I am new to Yosys and synthesis but what I want to achieve is to get the number of gates and transistors after the design unit has undergone synthesis. How do I achieve that?
The text was updated successfully, but these errors were encountered: