Block or Report
Block or report aajibade1
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
MIPS-Processor
MIPS-Processor PublicComplete design of a 32-bit 5-stage pipelined MIPS Processor with an L1 cache with snoopy coherency with achieved Gate-level Frequency of 53MHz and fully synthesised on an FPGA
SystemVerilog 1
-
-
ASIC-Components-Design
ASIC-Components-Design PublicRTL designs of sub-level ASIC components in System-verilog, with tests and verification testbenches for both simulation and synthesis.
Verilog
-
-
AWS-Weather-Interface
AWS-Weather-Interface PublicImplementation of Weather Monitoring Interface using Flask Framework working in tandem is AWS. Features IAM user account capabilities with sign up, location specific tracking and data downloads.
CSS
-
CUDA-Heat-Algorithm
CUDA-Heat-Algorithm PublicHeat plate algorithm for calculating the heat dispersal. Using CUDA for optimisation and running on GPUs with threads
C
If the problem persists, check the GitHub status page or contact support.