GitHub - aajibade1/MIPS-Processor: Complete design of a 32-bit 5-stage pipelined MIPS Processor with an L1 cache with snoopy coherency with achieved Gate-level Frequency of 53MHz and fully synthesised on an FPGA

aajibade1 / MIPS-Processor Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Complete design of a 32-bit 5-stage pipelined MIPS Processor with an L1 cache with snoopy coherency with achieved Gate-level Frequency of 53MHz and fully synthesised on an FPGA

1 star 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
Pipeline/ece437		Pipeline/ece437
pipeline2/ece437		pipeline2/ece437
pipelinecache/ece437		pipelinecache/ece437
processors		processors
tutorial		tutorial

About

Complete design of a 32-bit 5-stage pipelined MIPS Processor with an L1 cache with snoopy coherency with achieved Gate-level Frequency of 53MHz and fully synthesised on an FPGA

fpga microprocessor computer-architecture system-verilog system-design

Activity

1 star

1 watching

0 forks

Report repository