Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Possibility to apply for Zybo Zynq-7000 #35

Closed
oa-stepien opened this issue Feb 14, 2019 · 0 comments
Closed

Possibility to apply for Zybo Zynq-7000 #35

oa-stepien opened this issue Feb 14, 2019 · 0 comments

Comments

@oa-stepien
Copy link

oa-stepien commented Feb 14, 2019

Maybe is not the right way to ask this.
I'm working on a TFG(in spanish), final degree thesis in Computers Engineering in UPM,Madrid,Spain. I had found this repository with an interesting proyect.

I want to know, if there is any possibility to change some things to work on a Zybo Zynq-7000 FPGA board, is the "oldest" board that my university has. If someone thinks there is possible, I need some help with small things concerning with Verilog and which codes I should modify.

First, why Vivado don't accept .inc files for the 6502 code?
Solved: "wrong path for "`include" to ".inc" files" & "changed ".inc" to ".vh" because don't make any difference".

Thanks,
Oskar
Contact: oa.stepien@gmail.com

PS. Maybe I had some mystakes on my English, sorry.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants