Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

mpfs: Add CoreSPI driver for Polarfire SoC #9439

Merged
merged 5 commits into from May 31, 2023
Merged

mpfs: Add CoreSPI driver for Polarfire SoC #9439

merged 5 commits into from May 31, 2023

Commits on May 31, 2023

  1. mpfs/corespi: Add driver for CoreSPI 

    Adds a driver for an FPGA fabric / CoreSPI implementation.

Supports multiple instances, assuming they reside in some base address,
offsettable by a constant value.
    @pussuw
    pussuw committed May 31, 2023
    Configuration menu
    Copy the full SHA
    dbea9b0 View commit details
    Browse the repository at this point in the history

  2. mpfs/mpfs_corespi: Add Kconfig for instance/irq offsets 

    Also change the defaults
    @pussuw
    pussuw committed May 31, 2023
    Configuration menu
    Copy the full SHA
    3a03de2 View commit details
    Browse the repository at this point in the history

  3. arch/risc-v/src/mpfs/mpfs_corespi.c: Fix the usage of MPFS_CORESPI_IN… 

    …STANCES macro

Signed-off-by: Jukka Laitinen <jukkax@ssrc.tii.ae>
    @jlaitine @pussuw
    jlaitine authored and pussuw committed May 31, 2023
    Configuration menu
    Copy the full SHA
    2319485 View commit details
    Browse the repository at this point in the history

  4. mpfs/CoreSPI: Fix bug when waiting for last character to arrive 

    The logic for rx_fifo_empty is wrong, needs a loop for the retry to work
    @pussuw
    pussuw committed May 31, 2023
    Configuration menu
    Copy the full SHA
    5a85270 View commit details
    Browse the repository at this point in the history

  5. mpfs/mpfs_corespi: Optimize TX / RX FIFO handling 

    Remove unnecessary reading of the status register when loading / unloading
the FIFOs. Reading from the IP block is slow due to BUS synchronization and
this basically makes the SPI busy loop for no reason at all, destroying the
CPU usage.

The overall benefit of these changes is approx. 25%-points, which is a
MASSIVE improvement.
    @pussuw
    pussuw committed May 31, 2023
    Configuration menu
    Copy the full SHA
    08036b8 View commit details
    Browse the repository at this point in the history