PSL Checkpoint Files for the CAPI SNAP Design Kit

Readme File

CAPI

Advance

Version 1.1
26 February 2018

Printed in the United States of America February 2018

Note: This document contains information on products in the design, sampling and/or initial production phases of development. This information is subject to change without notice. Verify with your IBM field applications engineer that you have the latest version of this document before finalizing a design.

IBM Systems
294 Route 100, Building SOM4
Somers, NY 10589-3216

The IBM home page can be found at **ibm.com®**.

Version 1.1
26 February 2018

Software License Agreement

Revision Log

Each release of this document supersedes all previously released versions. The revision log lists all significant changes made to the document since its initial release. In the rest of the document, change bars in the margin indicate that the adjacent text was modified from the previous release of this document.

Revision Date	Pages	Description
25 February 2018	—	Version 1.1.
	5	Updated the Xilinx Vivado software version to 2017.4 in the *Description*.
	5	Updated the URL for CAPI and SNAP information in the *Description*.
14 April 2017	—	Initial release (version 1.0).

Description

Most computational accelerator systems use PCI Express (PCIe) to connect to the main processor units via the I/O subsystem. The IBM® Coherent Accelerator Processor Interface (CAPI) provides an alternative that removes the complexity and overhead of the I/O subsystem to enable higher system performance.

The CAPI storage, network, analytics programming (SNAP) enablement framework further simplifies FPGA accelerator development. Developed by members of the OpenPOWER Accelerator Working Group, this framework:

- Enables application programmers to embrace FPGA acceleration and all of CAPI's technology benefits.
- Places the accelerated compute engines, or FPGA “actions,” closer to the data to provide higher performance.

The SNAP framework will soon be available as an open-source enablement environment on GitHub at https://github.com/open-power/

The PSL checkpoint files provided by IBM are binary input. The files must be used with Xilinx Vivado software version 2017.4. They are intended for accelerators built using the SNAP framework and an FPGA card supported for CAPI and SNAP on OpenPOWER systems.

For more information about CAPI and SNAP, see:

https://developer.ibm.com/linuxonpower/capi/snap/

Components

PSL checkpoint (.dcp) files	The checkpoint files provided by IBM are found in the same location as this readme file.
SNAP framework	Soon, the SNAP framework environment can be freely cloned from https://github.com/open-power/ For early access to SNAP, contact capi@us.ibm.com. **Note:** The SNAP README.md describes where to put the PSL checkpoint file for a particular FPGA card and how to tell SNAP which checkpoint to use.