forked from ashleynewson/SmartSim
-
Notifications
You must be signed in to change notification settings - Fork 0
Design and simulate digital logic circuits of varying complexity.
License
bilsch/SmartSim
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
SmartSim SmartSim is digital logic circuit design and simulation package. Some of SmartSim's features include: * Designing circuits using your own custom components. * Simulating circuits interactively, with the ability to explore inside custom components. * Creating logic timing diagrams from simulations. * Create circuits with loadable and saveable RAM/ROM. * Exporting your design or timing diagram to PNG, PDF, and SVG. SmartSim website: http://www.smartsim.org.uk/ Contact Maintainer: ashleynewson@smartsim.org.uk
About
Design and simulate digital logic circuits of varying complexity.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- C 80.9%
- Vala 12.6%
- Shell 6.5%