Appendix A: VHDL'93 AND VHDL'87 SYNTAX SUMMARY

```
abstract_literal ::= decimal_literal | based_literal
                                                                  allocator ::=
access_type_definition ::= access subtype_indication
                                                                       new subtype_indication
                                                                       | new qualified_expression
actual_designator ::=
     expression
                                                                  architecture_body ::=
                                                                    architecture identifier of entity_name is
     | signal_name
     | variable_name
                                                                                       architecture_declarative_part
      file_name
                                                                    begin
     open
                                                                                       architecture_statement_part
                                                                    end [ architecture ] [ architecture_simple_name ] ;
actual_parameter_part ::= parameter_association_list
                                                                  architecture_declarative_part ::=
actual_part ::=
                                                                       { block_declarative_item }
     actual_designator
     | function_name ( actual_designator )
                                                                  architecture_statement_part ::=
     | type_mark ( actual_designator )
                                                                       { concurrent_statement }
adding_operator ::= + | - | &
                                                                  array_type_definition ::=
                                                                       unconstrained_array_definition
aggregate ::=
                                                                       constrained_array_definition
     ( element_association { , element_association } )
                                                                  assertion ::=
alias_declaration ::=
                                                                       assert condition
     alias alias_designator [ : subtype_indication ] is
                                                                                        [ report expression ]
name [ signature ];
                                                                                       [ severity expression ]
alias_designator ::= identifier | character_literal |
                                                                  assertion_statement ::= [label:] assertion;
operator_symbol
```

association_element ::=	block_configuration ::=
[formal_part =>] actual_part	for block_specification
	{ use_clause }
association_list ::=	{ configuration_item }
association_element { , association_element }	end for ;
attribute_declaration ::=	block_declarative_item ::=
attribute identifier: type_mark;	subprogram_declaration
	subprogram_body
attribute_designator ::= attribute_simple_name	type_declaration
	subtype_declaration
attribute_name ::=	constant_declaration
prefix [<u>signature</u>] ' attribute_designator	signal_declaration
[(expression)]	shared_variable_declaration
	file_declaration
attribute_specification ::=	alias_declaration
attribute attribute_designator of	component_declaration
entity_specification is expression;	attribute_declaration
•	attribute specification
base ::= integer	configuration_specification
y	disconnection_specification
base_specifier ::= B O X	use_clause
	group_template_declaration
base_unit_declaration ::= identifier ;	group_declaration
hand lakensesse	Marke Archaelland and an and a
based_integer ::=	block_declarative_part ::=
extended_digit { [underline] extended_digit }	{ block_declarative_item }
based_literal ::=	block_header ::=
base # based_integer [. based_integer] #	[generic_clause
[exponent]	[generic_map_aspect ;]]
	[port_clause
basic_character ::=	[port_map_aspect ;]]
basic_graphic_character format_effector	
	block_specification ::=
basic_graphic_character ::=	architecture_name
upper_case_letter digit special_character	block_statement_label
space_character	generate_statement_label
	[(index_specification)]
basic_identifier ::=	
letter { [underline] letter_or_digit }	block_statement ::=
	block_label :
binding_indication ::=	block [(guard_expression)] [is]
[<u>use</u> entity_aspect]	block_header
[generic_map_aspect]	block_declarative_part
[port_map_aspect]	begin
	block_statement_part
bit_string_literal ::= base_specifier " bit_value "	end block [block_label] ;
bit_value ::= extended_digit { [underline]	block_statement_part ::=
extended_digit }	{ concurrent_statement }
	(

case_statement ::=	composite_type_definition ::=
[case_label :]	array_type_definition
case expression is	record_type_definition
case_statement_alternative	
{ case_statement_alternative }	concurrent_assertion_statement ::=
end case [case_label] ;	[label :] [<u>postponed</u>] assertion ;
case_statement_alternative ::=	concurrent_procedure_call_statement ::=
when choices =>	[label :] [<u>postponed</u>] procedure_call ;
sequence_of_statements	
character_literal ::= ' graphic_character '	concurrent_signal_assignment_statement ::= [label :] [<u>postponed</u>]
choice ::=	conditional_signal_assignment
simple_expression	[label :] [<u>postponed</u>]
discrete_range	selected_signal_assignment
element_simple_name	
others	concurrent_statement ::=
	block_statement
choices ::= choice { choice }	process_statement
	concurrent_procedure_call_statement
component_configuration ::= - VHDL'87	concurrent_assertion_statement
for component_specification	concurrent_signal_assignment_statement
[use binding_indication ;]	component_instantiation_statement
[block_configuration]	generate_statement
end for ;	condition ::= boolean_expression
component_configuration ::= - VHDL'93	- •
for component_specification	condition_clause ::= until condition
[binding_indication;]	
[block_configuration]	conditional_signal_assignment ::=
end for ;	target <= options
	conditional_waveforms;
component_declaration ::=	
component identifier [is]	conditional_waveforms ::=
[local_generic_clause]	{ waveform when condition else }
[local_port_clause] end component [component_simple_name] ;	waveform [when condition]
end component [component_simple_name] ,	configuration_declaration ::=
component_instantiation_statement ::= - VHDL'87	configuration identifier of entity_name is
instantiation_label :	configuration_declarative_part
component_name	block_configuration
[generic_map_aspect]	end [<u>configuration</u>]
[port_map_aspect];	[configuration_simple_name] ;
(bar@map_aspess);	
	configuration_declarative_item ::=
component_instantiation_statement ::= - VHDL'93	use_clause
instantiation_label:	attribute_specification
instantiated_unit	group_declaration
[generic_map_aspect]	
[port_map_aspect];	configuration_declarative_part ::=
	{ configuration_declarative_item }
component_specification ::= instantiation_list : component_name	

```
configuration_item ::=
     block configuration
                                                                 direction ::= to | downto
     | component_configuration
                                                                 disconnection_specification ::=
configuration_specification ::= -- VHDL'87
                                                                       disconnect guarded_signal_specification after
     for component_specification use
                                                                         time_expression;
        binding_indication;
                                                                 discrete_range ::= discrete_subtype_indication | range
configuration_specification ::= -- VHDL'93
     for component_specification binding_indication;
                                                                 element_association ::=
                                                                      [ choices => ] expression
constant_declaration ::=
     constant identifier_list : subtype_indication [ :=
                                                                 element declaration ::=
expression ];
                                                                       identifier_list : element_subtype_definition ;
constrained_array_definition ::=
                                                                 element_subtype_definition ::= subtype_indication
     array index_constraint of
                                                                 entity_aspect ::=
      element_subtype_indication
                                                                        entity entity_name [ ( architecture_identifier) ]
constraint ::=
                                                                       | configuration configuration_name
     range_constraint
                                                                       open
     | index_constraint
                                                                 entity_class ::=
context_clause ::= { context_item }
                                                                       entity | architecture | configuration
                                                                       | procedure | function
                                                                                                     package
                                                                                                     | constant
context item ::=
                                                                       type
                                                                                    subtype
                                                                                    | variable
     library_clause
                                                                       signal
                                                                                                     component
                                                                       label
                                                                                    literal
     | use_clause
                                                                                                     <u>units</u>
                                                                                    | file
                                                                       group
decimal_literal ::= integer [ . integer ] [ exponent ]
                                                                 entity_class_entry ::= entity_class [ <> ]
declaration ::=
                                                                 entity_class_entry_list ::=
     type_declaration
                                                                       entity_class_entry { , entity_class_entry }
     | subtype_declaration
      object declaration
                                                                 entity_declaration ::=
     | interface_declaration
                                                                       entity identifier is
     | alias_declaration
                                                                            entity_header
      attribute_declaration
                                                                            entity_declarative_part
     component_declaration
                                                                     [ begin
     group_template_declaration
                                                                            entity_statement_part ]
     group_declaration
                                                                       end [ entity ] [ entity_simple_name ];
     | entity_declaration
      configuration_declaration
     subprogram_declaration
     | package_declaration
delay_mechanism ::= -- VHDL'93
     transport
     [ reject time_expression ] inertial
design_file ::= design_unit { design_unit }
design_unit ::= context_clause library_unit
designator ::= identifier | operator_symbol
```

	enumeration_type_definition ::=
entity_declarative_item ::=	(enumeration_literal { , enumeration_literal })
subprogram_declaration	
subprogram_body	exit_statement ::=
type_declaration	<pre>[label:] exit [loop_label][when condition]</pre>
subtype_declaration	-
constant_declaration	exponent ::= E [+] integer E - integer
signal_declaration	
shared_variable_declaration	expression ::=
	relation { and relation }
file_declaration	relation { or relation }
alias_declaration	relation { xor relation }
attribute_declaration	relation [nand relation]
attribute_specification	relation [nor relation]
disconnection_specification	relation { xnor relation }
use_clause	(Mary (Mary)
group_template_declaration	extended_digit ::= digit letter
Laroup declaration	onto race_argit= argit rotto
group_declaration	extended_identifier ::=
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
entity_declarative_part ::=	Tyraphic character (graphic character) t
{ entity_declarative_item }	factor ::=
` ' '	primary [** primary]
VHDL'87	
entity_designator ::= simple_name operator_symbol	abs primary
county_acol@naics in complet_name operates_cymics	not primary
VHDL'93	\
entity_designator ::= entity_tag [signature]	VHDL'87
onay_assignater onay_ang [orginatar o]	file_declaration ::=
entity_header ::=	file identifier : subtype_indication is [mode]
[formal_generic_clause]	file_logical_name;
[formal_port_clause]	VHDL'93
[roma_port_clause]	file_declaration ::=
	file identifier_list : subtype_indication
entity_name_list ::=	file_open_information];
entity_name_ist= entity_designator { , entity_designator }	
others	file_logical_name ::= string_expression
•	
all	VHDL'93
antity appoiliantion ::=	file_open_information ::=
entity_specification ::=	[open file_open_kind_expression] is
entity_name_list : entity_class	file_logical_name
and the statement	
entity_statement ::=	file_type_definition ::=
concurrent_assertion_statement	file of type_mark
passive_concurrent_procedure_call_statement	
passive_process_statement	floating_type_definition := range_constraint
entity_statement_part ::=	formal_designator ::=
{ entity_statement }	<i>generic_</i> name
	port_name
VHDL'93	parameter_name
entity_tag :: simple_name character_literal	
operator_symbol	formal_parameter_list ::= parameter_interface_list
	,
enumeration_literal ::= identifier character_literal	

```
formal_part ::=
                                                                  guarded_signal_specification ::=
     formal_designator
                                                                        guarded_signal_list : type_mark
     | function_name ( formal_designator )
                                                                   -- VHDL'87
     | type_mark ( formal_designator )
                                                                   identifier ::=
full_type_declaration ::=
                                                                        letter { [ underline ] letter_or_digit }
     type identifier is type_definition;
                                                                  - VHDL'93
                                                                  identifier ::=
function_call ::=
     function_name [ ( actual_parameter_part ) ]
                                                                        basic_identifier | extended_identifier
-- VHDL'87
                                                                  identifier_list ::= identifier { , identifier }
generate_statement ::=
                                                                  if_statement ::=
     generate_label : generation_scheme generate
                                                                        [ if_label : ]
      {concurrent_statement }
     end generate [ generate_label ];
                                                                             if condition then
-- VHDL'93
                                                                                sequence_of_statements
                                                                             { elsif condition then
generate_statement ::=
                                                                                sequence_of_statements }
     generate_label:
                                                                             [ else
          generation_scheme generate
             [ { block_declarative_item }
                                                                                sequence_of_statements ]
                                                                             end if [ if_label ] ;
             { concurrent_statement }
          end generate [generate_label];
                                                                  incomplete_type_declaration ::= type identifier;
                                                                  index_constraint ::= ( discrete_range
generation_scheme ::=
     for generate_parameter_specification
                                                                                         { , discrete_range } )
     if condition
                                                                  index_specification ::=
generic_clause ::=
                                                                        discrete_range
     generic ( generic_list ) ;
                                                                        | static_expression
generic_list ::= generic_interface_list
                                                                  index_subtype_definition ::= type_mark range <>
                                                                  indexed_name ::= prefix ( expression { , expression } )
generic_map_aspect ::=
     generic map ( generic_association_list )
                                                                  -- VHDL'93
graphic_character ::=
                                                                  instantiated_unit ::=
                                                                        [ component ] component_name
     basic_graphic_character
                                 | lower_case_letter |
     other_special_character
                                                                        | entity entity_name [ ( architecture_identifier ) ]
                                                                        configuration configuration_name
group_constituent ::= name | character_literal
                                                                  instantiation_list ::=
                                                                        instantiation_label { , instantiation_label }
group_constituent_list ::= group_constituent
                                                                        others
       { , group_constituent }
                                                                        | all
group_declaration ::=
     group identifier : group_template_name
                                                                  integer ::= digit { [ underline ] digit }
       (group_constituent_list);
                                                                  integer_type_definition ::= range_constraint
group_template_declaration ::=
     group identifier is ( entity_class_entry_list );
                                                                  interface_constant_declaration ::=
                                                                        [ constant ] identifier_list : [ in ]
                                                                         subtype_indication [ := static_expression ]
```

interface_declaration ::=	loop_statement ::= [loop_label :]
interface_constant_declaration	[iteration_scheme] loop
interface_signal_declaration	sequence_of_statements
interface_variable_declaration	end loop [loop_label] ;
interface_file_declaration	
·	miscellaneous_operator ::= ** abs not
interface_element ::= interface_declaration	
	mode ::= in out inout buffer linkage
VHDL'93	
interface_file_declaration ::=	multiplying_operator ::= * / mod rem
file identifier_list : subtype_indication	
	name ::=
interface_list ::=	simple_name
interface_element { ; interface_element }	operator_symbol
	selected_name
interface_signal_declaration ::=	indexed_name
[signal] identifier_list : [mode]	slice_name
subtype_indication [bus] [:= static_expression]	attribute_name
interface_variable_declaration ::=	next_statement ::=
[variable] identifier_list : [mode]	[label:] next [loop_label] [when condition];
subtype_indication [:= static_expression]	<u></u>
Subtype_maleation [state_expression]	null_statement ::= [<u>label :</u>] null ;
iteration_scheme ::=	nui_suterient [iaber.] nuir ,
while condition	numeric_literal ::=
for loop_parameter_specification	abstract_literal
101 100p_parameta_specification	physical_literal
label ::= identifier	priyocai_itteral
REPORT INCIDENTAL	object_declaration ::=
letter ::= upper_case_letter lower_case_letter	constant_declaration
iona appa_ouoo_iona ional_ouoo_iona	signal_declaration
letter_or_digit ::= letter digit	variable_declaration
icita_u_ugit= icita ugit	file_declaration
library_clause ::= library logical_name_list;	lile_decial audii
ilbrary_clause ilbrary logical_liarre_list,	aparatar armhal uz atrina literal
library_unit ::=	operator_symbol ::= string_literal
primary_unit	VHDL'87
secondary_unit	
Secondary_unit	options ::= [guarded] [transport]
literal ::=	[guarded] [transport]
numeric_literal	VHDL'93
enumeration_literal	
string_literal	options ::= [guarded] [delay_mechanism]
sung_nean bit_string_literal	nackara hody ::-
•	package_body ::=
null	package body package_simple_name is
logical name : identifier	package_body_declarative_part
logical_name ::= identifier	end [package body] [package_simple_name] ;
logical name list ::= logical name { . logical name }	

logical_operator ::= and | or | nand | nor | xor | xnor

package_body_declarative_item ::=	port_clause ::=
subprogram_declaration	<pre>port (port_list) ;</pre>
subprogram_body	
type_declaration	port_list ::= port_interface_list
subtype_declaration	, _ ,
constant_declaration	port_map_aspect ::=
shared_variable_declaration	port map (port_association_list)
file_declaration	port map (port_dooooiddon_not)
alias_declaration	prefix ::=
use_clause	name
• -	
group_template_declaration	function_call
group_declaration	primary ::=
	name
package_body_declarative_part ::=	l literal
{ package_body_declarative_item }	aggregate
	function_call
package_declaration ::=	qualified_expression
package identifier is	type_conversion
package_declarative_part	allocator
end [package] [<i>packag</i> e_simple_name] ;	(expression)
	(expression)
package_declarative_item ::=	primary_unit ::=
subprogram_declaration	entity_declaration
type_declaration	configuration_declaration
subtype_declaration	package_declaration
constant_declaration	paonago_acola alion
signal_declaration	procedure_call ::= procedure_name
shared_variable_declaration	[(actual_parameter_part)]
file_declaration	[(actual_parametes_part)]
alias_declaration	procedure call statement ::=
component_declaration	procedure_call_statement ::= [<u>label :</u>] procedure_call ;
attribute_declaration	<u>liaber.</u>] procedure_cair,
attribute_specification	process declarative item ::=
disconnection_specification	process_declarative_item ::=
use_clause	subprogram_declaration
group_template_declaration	subprogram_body
	type_declaration
group_declaration	subtype_declaration
	constant_declaration
package_declarative_part ::=	variable_declaration
{ package_declarative_item }	file_declaration
	alias_declaration
parameter_specification ::=	attribute_declaration
identifier in discrete_range	attribute_specification
_ •	use_clause
physical_literal ::= [abstract_literal] unit_name	group_template_declaration
	group_declaration
physical_type_definition ::=	3-4
range_constraint	process_declarative_part ::=
units	{ process_declarative_item }
base_unit_declaration	·· ,
{ secondary_unit_declaration }	
end units [<i>physical_type</i> _simple_name]	

process_statement ::=	
[process_label :]	selected_signal_assignment ::=
[postponed] process [(sensitivity_list)] [is]	with expression select
process_declarative_part	target <= options selected_waveforms
begin	
process_statement_part	selected_waveforms ::=
end [postponed] process [process_label] ;	{ waveform when choices , }
end [<u>postponed</u>] process [process_laber] ,	waveform when choices
process_statement_part ::=	AGACIOIII AIICII CIIOICE2
{ sequential_statement }	consitiuity alougo : an consitiuity list
{ Sequential_Statement }	sensitivity_clause ::= on sensitivity_list
qualified_expression ::=	sensitivity_list ::= signal_name { , signal_name }
type_mark ' (expression)	oriolavity_lock organa_locatio (, organa_locatio)
type_mark ' aggregate	sequence_of_statements ::=
type_mark aggregate	{ sequential_statement }
ranga ::=	{ Sequential_Statement }
range ::=	composited eleterant
range_attribute_name	sequential_statement ::=
simple_expression direction simple_expression	wait_statement
	assertion_statement
range_constraint ::= range range	report_statement
	signal_assignment_statement
record_type_definition ::=	variable_assignment_statement
record	procedure_call_statement
element_declaration	if_statement
{ element_declaration }	case_statement
end record [record_type_simple_name]	loop_statement
	next_statement
relation ::=	exit_statement
shift_expression [relational_operator	return_statement
shift_expression]	null_statement
relational anamatan un	V4 ID1 100
relational_operator ::=	VHDL'93
= /= < <= > >=	shift_expression ::=
	simple_expression
return_statement ::=	[shift_operator simple_expression]
[<u>label :</u>] return [expression] ;	
	VHDL'93
report_statement ::=	shift_operator ::= sll srl sla sra rol ror
[<u>label :</u>]	
report expression	sign ::= + -
[severity expression];	
	VHDL'87
scalar_type_definition ::=	signal_assignment_statement ::=
enumeration_type_definition	target <= [transport] waveform ;
integer_type_definition	• • • •
floating_type_definition	VHDL'93
physical_type_definition	signal_assignment_statement ::=
L. A	[label :] target <= [delay_mechanism]
secondary_unit ::=	laber : larger <= deay_mechanism waveform :
architecture_body	wavcium,
package_body	cional declaration ::-
package_rous	signal_declaration ::=
occondant unit declaration ::=	signal identifier_list : subtype_indication
secondary_unit_declaration ::=	[signal_kind] [:= expression] ;
identifier = physical_literal ;	signal kind up madistar I have
colooted name :- profix ouffix	signal_kind ::= register bus
selected_name ::= prefix . suffix	

```
signal_list ::=
                                                                 subprogram_statement_part ::=
     signal_name { , signal_name }
                                                                      { sequential_statement }
     | others
     | all
                                                                 subtype_declaration ::=
                                                                      subtype identifier is subtype_indication;
- VHDL'93
                                                                 subtype_indication ::=
signature ::= [ [ type_mark { , type_mark } ]
         [ return type_mark ] ]
                                                                      [ resolution_function_name ] type_mark
                                                                           [constraint]
simple_expression ::=
                                                                 suffix ::=
     [ sign ] term { adding_operator term }
                                                                      simple_name
                                                                      | character_literal
simple_name ::=
                      identifier
                                                                      | operator_symbol
slice_name ::=
                     prefix ( discrete_range )
                                                                      | all
string_literal ::= " { graphic_character } "
                                                                 target ::=
                                                                      name
                                                                      aggregate
subprogram_body ::=
     subprogram_specification is
                                                                 term ::=
          subprogram_declarative_part
                                                                      factor { multiplying_operator factor }
     begin
          subprogram_statement_part
                                                                 timeout_clause ::= for time_expression
     end [ subprogram_kind ] [ designator ] ;
                                                                 type_conversion ::= type_mark ( expression )
subprogram_declaration ::=
     subprogram_specification;
                                                                 type_declaration ::=
subprogram_declarative_item ::=
                                                                      full_type_declaration
                                                                      | incomplete_type_declaration
     subprogram_declaration
     | subprogram_body
     | type_declaration
                                                                 type_definition ::=
      subtype_declaration
                                                                      scalar_type_definition
                                                                      | composite_type_definition
     | constant_declaration
                                                                      | access_type_definition
     | variable_declaration
                                                                      | file_type_definition
     | file_declaration
      alias_declaration
      attribute_declaration
                                                                 type_mark ::=
      attribute_specification
                                                                      type_name
                                                                      | subtype_name
      use_clause
      group_template_declaration
                                                                 unconstrained_array_definition ::=
     group_declaration
                                                                      array ( index_subtype_definition
                                                                              { , index_subtype_definition } )
subprogram_declarative_part ::=
                                                                                of element_subtype_indication
     { subprogram_declarative_item }
                                                                 use_clause ::=
subprogram_kind ::= procedure | function
                                                                      use selected_name { , selected_name } ;
subprogram_specification ::=
                                                                 variable_assignment_statement ::=
  procedure designator [ ( formal_parameter_list ) ]
                                                                      [label:] target := expression;
  | [ <u>pure | impure</u> ] function designator
      [ ( formal_parameter_list ) ]
                                                                 variable_declaration ::=
          return type_mark
                                                                      [ shared ] variable identifier_list :
                                                                        subtype_indication [ := expression ];
```

```
wait_statement ::=
    [label : ] wait [ sensitivity_clause ]
    [condition_clause ] [ timeout_clause ];

waveform ::=
    waveform_element { , waveform_element }
    | unaffected

waveform_element ::=
    value_expression [ after time_expression ]
    | null [ after time_expression ]
```

Appendix B: PACKAGE STANDARD

```
-- This is Package STANDARD as defined in the VHDL 1992 Language Reference Manual.
-- Reprinted by permission from Model Technology Inc.
      NOTE: VCOM and VSIM will not work properly if these declarations
                are modified.
-- Version information: @(#)standard.vhd
package standard is
     type boolean is (false, true);
     type bit is ('0', '1');
     type character is (
                      nul, soh, stx, etx, eot, enq, ack, bel,
                      bs, ht, lf, vt, ff, cr, so, si, dle, dc1, dc2, dc3, dc4, nak, syn, etb,
                      can, em, sub, esc, fsp, gsp, rsp, usp,
                      ' ', '!', '"', '#', '$', '8', '&', ''', '(', ')', '*', '+', ',', '-', '-', '.', '/', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', ':', ';', '<', '=', '>', '?',
                      '@', 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', '[', '\', ']', '^', '_',
                      '`', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '{', '|', '}', '\c', del,
                      c128, c129, c130, c131, c132, c133, c134, c135,
                      c136, c137, c138, c139, c140, c141, c142, c143,
                      c144, c145, c146, c147, c148, c149, c150, c151,
                      c152, c153, c154, c155, c156, c157, c158, c159,
                      -- the character code for 160 is there (NBSP),
                      -- but prints as no char
```

```
'À', 'Á', 'Â', 'Ā', 'Ä', 'Â', 'Æ', 'Ç', 'È', 'É', 'Ê', 'Ë', 'Ì', 'Í', 'Î', 'Ï', 'B', 'Ñ', 'Ò', 'Ò', 'Ö', 'Ö', '×', 'Ø', 'Ù', 'Û', 'Û', 'É', 'B', 'B',
                  'à', 'á', 'â', 'ā', 'ä', 'å', 'æ', 'ç',
'è', 'é', 'ë', 'i', 'i', 'i', 'i',
'ō', 'n', 'ò', 'ó', 'ō', 'ō', 'ö', ';',
'ø', 'ù', 'ú', 'û', 'u', 'ý', 'þ', 'ÿ');
    type severity_level is (note, warning, error, failure);
    type integer is range -2147483648 to 2147483647;
    type real is range -1.0E308 to 1.0E308;
    type time is range -2147483647 to 2147483647
                  units
                      ps = 1000 fs;
                      ns = 1000 ps;
                      us = 1000 \text{ ns};
                      ms = 1000 \text{ us};
                      sec = 1000 ms;
                      min = 60 sec;
                      hr = 60 min;
                  end units;
    subtype delay_length is time range 0 fs to time'high;
    impure function now return delay_length;
    subtype natural is integer range 0 to integer high;
    subtype positive is integer range 1 to integer high;
    type string is array (positive range <>) of character;
    type bit vector is array (natural range <>) of bit;
    type file_open_kind is (
                  read mode,
                  write mode,
                  append mode);
    type file_open_status is (
                  open_ok,
                  status error,
                  name_error,
                  mode error);
    attribute foreign : string;
end standard;
```

Appendix C: PACKAGE TEXTIO

```
-----
-- Package TEXTIO as defined in Chapter 14 of the IEEE Standard VHDL
    Language Reference Manual (IEEE Std. 1076-1987), as modified
    by the Issues Screening and Analysis Committee (ISAC), a subcommittee
    of the VHDL Analysis and Standardization Group (VASG) on
    10 November, 1988. See "The Sense of the VASG", October, 1989.
-- Reprinted by permission from Model Technology Inc.
-- Version information: %W% %G%
package TEXTIO is
   type LINE is access string;
   type TEXT is file of string;
   type SIDE is (right, left);
   subtype WIDTH is natural;
   -- changed for vhdl92 syntax:
   file input : TEXT open read mode is "STD INPUT";
   file output : TEXT open write mode is "STD OUTPUT";
   -- changed for vhdl92 syntax (and now a built-in):
   procedure READLINE(file f: TEXT; L: out LINE);
   procedure READ(L:inout LINE; VALUE: out bit; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out bit);
   procedure READ(L:inout LINE; VALUE: out bit vector; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out bit vector);
   procedure READ(L:inout LINE; VALUE: out BOOLEAN; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out character; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out character);
   procedure READ(L:inout LINE; VALUE: out integer; GOOD : out BOOLEAN);
```

```
procedure READ(L:inout LINE; VALUE: out integer);
    procedure READ(L:inout LINE; VALUE: out real; GOOD : out BOOLEAN);
    procedure READ(L:inout LINE; VALUE: out real);
    procedure READ(L:inout LINE; VALUE: out string; GOOD : out BOOLEAN);
    procedure READ(L:inout LINE; VALUE: out string);
    procedure READ(L:inout LINE; VALUE: out time; GOOD : out BOOLEAN);
    procedure READ(L:inout LINE; VALUE: out time);
    -- changed for vhdl92 syntax (and now a built-in):
   procedure WRITELINE(file f : TEXT; L : inout LINE);
   procedure WRITE(L : inout LINE; VALUE : in bit;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in bit vector;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in BOOLEAN;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in character;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in integer;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in real;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0;
         DIGITS: in NATURAL := 0);
   procedure WRITE(L : inout LINE; VALUE : in string;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in time;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0;
         UNIT: in TIME := ns);
   -- is implicit built-in:
   -- function ENDFILE(file F : TEXT) return boolean;
   -- function ENDLINE(variable L : in LINE) return BOOLEAN;
    -- Function ENDLINE as declared cannot be legal VHDL, and
        the entire function was deleted from the definition
        by the Issues Screening and Analysis Committee (ISAC),
    ___
        a subcommittee of the VHDL Analysis and Standardization
        Group (VASG) on 10 November, 1988. See "The Sense of
        the VASG", October, 1989, VHDL Issue Number 0032.
end;
__*********************
--** Copyright (c) Model Technology Incorporated 1991
--**
                  All Rights Reserved
__**
__**********************
```

Appendix D: PACKAGE STD_LOGIC_1164

```
: std_logic_1164 multi-value logic system
    Title
    Library : This package shall be compiled into a library
               : symbolically named IEEE.
    Developers: IEEE model standards group (par 1164)
              : This packages defines a standard for designers
               : to use in describing the interconnection data types
               : used in vhdl modeling.
    Limitation: The logic system defined in this package may be insufficient for modeling switched transistors,
--
               : since such a requirement is out of the scope of this
               : effort. Furthermore, mathematics, primitives,
--
               : timing standards, etc. are considered orthogonal
               : issues as it relates to this package and are therefore
--
--
               : beyond the scope of this effort.
    Note
               : No declarations or definitions shall be included in,
               : or excluded from this package. The "package declaration"
               : defines the types, subtypes and declarations of
               : std logic 1164. The std logic 1164 package body shall be
               : considered the formal definition of the semantics of
               : this package. Tool developers may choose to implement
               : the package body in the most efficient manner available
                 to them.
    modification history:
-- version | mod. date: |
    v4.200 | 01/02/92 |
PACKAGE std logic 1164 IS
    -- logic state system (unresolved)
```

```
TYPE std ulogic IS ( 'U', -- Uninitialized
                   'X',
                       -- Forcing Unknown
                   101,
                       -- Forcing 0
                   11',
                        -- Forcing 1
                        -- High Impedance
                   'Z',
                        -- Weak Unknown
                   'W',
                   'L',
                        -- Weak
                                  0
                   'H',
                        -- Weak
                   1_1
                        -- Don't care
                    -----
-- unconstrained array of std ulogic for use with the resolution function
______
TYPE std ulogic vector IS ARRAY ( NATURAL RANGE <> ) OF std ulogic;
-- resolution function
______
FUNCTION resolved ( s : std ulogic vector ) RETURN std ulogic;
______
-- *** industry standard logic type ***
______
SUBTYPE std_logic IS resolved std_ulogic;
-- unconstrained array of std logic for use in declaring signal arrays
______
TYPE std logic vector IS ARRAY ( NATURAL RANGE <>) OF std logic;
-- common subtypes
______
            IS resolved std ulogic RANGE 'X' TO '1'; -- ('X','0','1')
SUBTYPE X01
SUBTYPE X01Z IS resolved std ulogic RANGE 'X' TO 'Z'; -- ('X','0','1','Z')
SUBTYPE UX01 IS resolved std_ulogic RANGE 'U' TO '1'; -- ('U','X','0','1')
SUBTYPE UX01Z IS resolved std_ulogic RANGE 'U' TO 'Z';
  -- ('U','X','0','1','Z')
-- overloaded logical operators
FUNCTION "and" ( l : std_ulogic; r : std_ulogic ) RETURN UX01;
FUNCTION "nand" ( 1 : std_ulogic; r : std_ulogic ) RETURN UX01;
FUNCTION "or" (1: std_ulogic; r: std_ulogic) RETURN UX01;
FUNCTION "nor" (1: std_ulogic; r: std_ulogic) RETURN UX01;
FUNCTION "xor" (1: std_ulogic; r: std_ulogic) RETURN UX01;
function "xnor" ( l : std_ulogic; r : std_ulogic ) return ux01;
function "not" ( l : std_ulogic ) RETURN UX01;
-- vectorized overloaded logical operators
______
FUNCTION "and" ( 1, r : std logic vector ) RETURN std logic vector;
FUNCTION "and" ( 1, r : std ulogic vector ) RETURN std ulogic vector;
FUNCTION "nand" ( l, r : std_logic_vector ) RETURN std_logic_vector;
FUNCTION "nand" ( l, r : std_ulogic_vector ) RETURN std_ulogic_vector;
              ( l, r : std_logic_vector ) RETURN std_logic_vector;
FUNCTION "or"
FUNCTION "or"
              ( l, r : std_ulogic_vector ) RETURN std ulogic vector;
              ( 1, r : std logic vector ) RETURN std logic vector;
FUNCTION "nor"
FUNCTION "nor"
              ( l, r : std_ulogic_vector ) RETURN std_ulogic_vector;
FUNCTION "xor" ( 1, r : std logic vector ) RETURN std logic vector;
```

```
FUNCTION "xor" ( 1, r : std_ulogic_vector ) RETURN std ulogic vector;
  -- Note: The declaration and implementation of the "xnor" function is
-- specifically commented until at which time the VHDL language has been
-- officially adopted as containing such a function. At such a point,
-- the following comments may be removed along with this notice without
-- further "official" ballotting of this std_logic_1164 package. It is
-- the intent of this effort to provide such a function once it becomes
   available in the VHDL standard.
-- function "xnor" ( 1, r : std_logic_vector ) return std_logic_vector;
-- function "xnor" ( l, r : std_ulogic_vector ) return std_ulogic_vector;
    FUNCTION "not" ( 1 : std logic vector ) RETURN std logic vector;
    FUNCTION "not" (1: std_ulogic_vector) RETURN std_ulogic_vector;
    -- conversion functions
    FUNCTION To bit (s: std ulogic; xmap: BIT := '0') RETURN BIT;
    FUNCTION To bitvector ( s : std_logic_vector ; xmap : BIT := '0')
        RETURN BIT VECTOR;
    FUNCTION To_bitvector ( s : std_ulogic_vector; xmap : BIT := '0')
        RETURN BIT_VECTOR;
    FUNCTION To StdULogic
                               (b:BIT
                                                             ) RETURN std ulogic;
    FUNCTION To_StdLogicVector ( b : BIT_VECTOR
                                                           ) RETURN std logic vector;
    FUNCTION To StdLogicVector ( s : std ulogic vector ) RETURN std logic vector;
    FUNCTION To StdULogicVector ( b : BIT VECTOR ) RETURN std ulogic vector;
    FUNCTION To_StdULogicVector ( s : std_logic_vector) RETURN std_ulogic_vector;
    _______
    -- strength strippers and type convertors
    FUNCTION To_X01 (s:std_logic_vector) RETURN std_logic_vector;
FUNCTION To_X01 (s:std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_X01 (s:std_ulogic) RETURN X01;
FUNCTION To_X01 (b:BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_X01 (b:BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_X01 (b:BIT_VECTOR) RETURN X01;
    FUNCTION TO X01 ( b : BIT
                                                ) RETURN X01;
    FUNCTION To X01Z ( s : std_logic_vector ) RETURN std_logic_vector;
    FUNCTION To X01Z ( s : std_ulogic_vector ) RETURN std_ulogic_vector;
    FUNCTION To X01Z (s:std_ulogic ) RETURN X01Z;

FUNCTION TO X01Z (b:BIT_VECTOR ) RETURN std_logic_vector;

FUNCTION TO X01Z (b:BIT_VECTOR ) RETURN std_ulogic_vector;

FUNCTION TO X01Z (b:BIT_VECTOR ) RETURN X01Z;
    FUNCTION To X01Z ( b : BIT
                                                ) RETURN X01Z;
    FUNCTION To_UX01 (s:std_logic_vector) RETURN std_logic_vector;
FUNCTION To_UX01 (s:std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_UX01 (s:std_ulogic) RETURN UX01;
FUNCTION To_UX01 (b:BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_UX01 (b:BIT_VECTOR) RETURN std_ulogic_vector;
    FUNCTION To_UX01 (b: BIT
                                                 ) RETURN UX01;
    _______
    -- edge detection
    _____
    FUNCTION rising_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
    FUNCTION falling_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
    ______
    -- object contains an unknown
    ______
    FUNCTION Is X ( s : std ulogic vector ) RETURN BOOLEAN;
    FUNCTION Is X ( s : std_logic_vector ) RETURN BOOLEAN;
FUNCTION Is X ( s : std_ulogic ) RETURN BOOLEAN;
END std logic 1164;
```

Appendix E: VHDL PREDEFINED ATTRIBUTES

VHDL Attributes

Attribute	Prefix	Comments
T'base	Туре	Base type of T. Must be prefix to another attribute
T'left	scalar	The left bound of T, result of type T
T'right	type/ST	The right bound of T, result of type T
T'high	scalar	The upper bound of T, result of type T
T'low	type/ST	The lower bound of T, result of type T
T'Ascending VHDL'93	scalar type/ST	TRUE if type T is ascending
T'image(X) VHDL'93	scalar type/ST	Function which converts scalar object X of type T into string
T'value(X) VHDL'93	scalar type/ST	Function which converts object X of type string into scalar of type T
T'pos(X)	discrete /PT/ST	Function which returns a universal integer representing the position number of parameter X of type T. First position = 0.
T'val(X)	discrete /PT/ST	Function which returns of base type T the value whose position is the universal integer value corresponding to X.
T'succ(X)	discrete /PT/ST	Function returning a value of type T whose value is the position number one greater than the one of the parameter. It is an error if X = T'high or if does not belong to the range T'low to T'high
T'pred(X)	discrete /PT/ST	Function returning a value of type T whose value is the position number one less than the one of the parameter. It is an error if X = T'low or if does not belong to the range T'low to T'high

T'leftof(X)	discrete /PT/ST	Function which returns the value that is to the left of parameter X of type T. Result type is of type T. Error if X = T'left
T'rightof(X)	discrete /PT/ST	Function which returns the value that is to the right of parameter X of type T. Result type is of type T. Error is X = T'right
A'left(N)	Array*	Function which returns the left bound of of the Nth index range of A. X is of type universal integer. Result type is of type of the left bound of the left index range of A. N = 1 if omitted.
A'right(A)	Array*	Same as A'left(N), except right bound is returned
A'high(N)	Array*	Function which returns the upper bound of the range of A. Result type is the type of the Nth index range of A. $N = 1$ if omitted.
A'low(N)	Array*	Same as A'high(N), e lower bound is returned.
A'range(N)	Array*	The range of A'left(N) to A'right(N)
A'reverse _range(N)		The range of A'right(N) to A'left(N)
A'length	Array*	returns 0 is array os null. Else, returns T'pos(A'high(N)) - T'pos(A'low(N) where T is the subtype of the Nth index of A.
A'Ascending	Array*	True if Nth index range of A is defined in an ascending range, else returns false.

PT = physical type

ST = Subtype

Array* = Any prefix that is appropriate for an array object, (e.g. type, variable, signal) or alias therof, or that denotes a constrained array subtype

Summary of the VHDL Signal Attributes

S'event	Function returning a Boolean which identifies if signal S has a new value assigned onto this signal (i.e. value is different that last value). if Clk'event then if Clk just changed in value then wait until Clk'event and Clk = '1'; rising edge of clock
S'active	Function returning a Boolean which identifies if signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT. if Data'active then New assignment of Data
S'transaction	Implicit signal of type bit which is created for signal S when it S'transaction is used in the code. This implicit signal is NOT declared since it is implicitly defined. This signal toggles in value (between '0' and '1') when signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT. The user should NOT rely on its VALUE. wait on ReceivedData'transaction; process is sensitive to ReceiveData changing value

S'delayed(T)	Implicit signal of the same base type as S. It represents the value of		
	signal S delayed by a time Tn. Thus, the value of S'delayed(T) at time		
1	The salways equal to the value of S at time The salways equal to the salways equa		
	value of S'delayed(5 ns) at time 1000 ns is the value of S at time 995 ns.		
	Note if time is omitted, it defaults to 0 ns.		
	1		
	wait on Data'transaction;		
	case BV2'(Data'Delayed & Data) is Data @ last delta time when "X0" => from X to 0 transition		
	when "X0" => from X to 0 transition when "10:" => from 1 to 0 transition		
	when others =>		
	end case;		
S'stable(T)	Implicit signal of Boolean type. This implicit signal is true when an		
	event (change in value) has NOT occurred on signal S for T time units,		
	and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.		
	if Data'stable(40 ns) then met set up time		
S'quiet(T)	Implicit signal of Boolean type. This implicit signal is true when the		
1	signal has been quiet (i.e. no activity or signal assignment) for T time		
	units, and the value FALSE otherwise. If time is omitted, it defaults to		
	0 ns.		
	if Data'quiet(40 ns) then Really quiet, not even an assignment of		
	the same value during the last T time units		
S'last event	The amount of time that has elapsed since the last event (change in value)		
-	occurred on signal S. If there was no previous event, it returns Time'high.		
	variable : TsinceLastEvent : time;		
	TsinceLastEvent := Data'last event;		
S'last_active	The amount of time that has elapsed since the last activity (assignment)		
_	occurred on signal S. If there was no previous event, it returns Time'high.		
	variable : TsinceLastEvent : time;		
			
	TsinceLastEvent := Data'last_active;		
S'last_value	Function of the base type of S returning the previous value of S,		
	immediately before the last change of S.		
	wait on Data'transaction;		
	case BV2'(Data'last_value & Data) is Data @ last value		
	when " $X0$ " => from X to 0 transition		
	when " 10 " => from 1 to 0 transition		
	when others =>		
	end case;		

INDEX

A	\mathbf{B}
	Based literals, 40
Access type, 72	Base attribute, 78
Active, 121, 123	Binding
Aggregates, 62-66, 159	Configured components, 246
Alias, 81, 82	Default, 239
Anonymous array, 70	Deferred, 246
Architecture, 16, 21, 150	Explicit, 240
Array, 61	- ·
Constrained, 61	Bit type, 41
Multidimensional, 68	Bit_vector, 41
Unconstrained, 63, 178	Block statement, 171
Ascending attribute, 78, 80	Boolean type, 56
Assertion, 169-170	Bus functional model (BFM), 249
Assignment, 39, 156-157	Architectural command, 250, 256
Associations	Instruction file command, 250, 253
	Buffer port, 16
element, 62	
port, 162-164	C
subprogram, 194	8
Attributes, 77	Case, 92-98
Declarations, 231	Character type, 54
Predefined	Class, 5, 6, 180
'active, 123	Code examples
'ascending, 78, 80	also see "Models"
base, 78	Access type, 72
'delayed, 123	
'event, 123	Aggregates in signal assignment, 159
high, 78, 80	Alias'87, 82
'image, 79 'last_active, 124	Alias'93, 83
last_active, 124	Architecture, 22
last_value, 124	Architectural command (BFM), 256
'left, 78, 80	Array, 63
'leftof, 79	Array of Boolean, 63
'low, 78, 80	Constrained, 65
'pos, 79	Timing specification, 69
'pred, 79	Unconstrained, 66
'quiet, 123	Assert statement, 170 Attributes
'range, 80	
'reverse_range, 80	Declarations, 233 Predefined, 78
'right, 78, 80	Specifications, 237
'rightof, 79	User defined, 237
'stable, 123	Binding - default, 240
'succ, 79	Bit string literal, 42
transaction, 123	
'val, 79	Block statement, 172
'value, 79	Case, 94, 96, 97, 98
Specification, 234, 236	Component, 149
User defined, 232-234	Component instantiation, 161
	Concatenation, 46

Code examples	Testbench of a memory, 271
Concatenation Operator, 68	TextIO, 222, 224
Concurrent procedure call, 166	Transmission line, 293
Concurrent procedures, 203	Type convertion, 59
Concurrent statement, 137	UART Receiver, 281
Configuration declaration, 244, 302	UART Testbench, 296
Configuration specification, 241	UART Transmitter, 279
Deferring binding, 247	Verifier (for a UART), 295
Entity, 11, 147	VITAL counter, 310, 314
Enumeration type, 52	Wait for 0, 137
File, 222, 224, 225	Comments, 12
Functions, 195	Compilation, 10, 22
Generate statement, 168	Example, 25
Incomplete signal assignments, 327	Order, 226
Integer operations, 51	Component
Lexically identical types, 53	instantiation, 159
Loop,	configuration, 246
For, 101, 102	declaration, 160
	Composite, 61
Simple, 100	Composite, 61 Component Instantiation, 159-162
While, 100	•
Memory declaration & initialization, 68	Concatenation operator, 45 Concurrent assertion, 169
Mod operator, 47	•
Operations on Real, 60	Concurrent procedure call, 166
Operations on type time, 58	Concurrent procedures, 202-206
Overloaded enumeration literals, 54	Concurrent signal assignment, 156
Overloaded operators, 200, 201	Conditional signal assignment, 157
Physical types, 58	Configuration
Port association and type convertion, 164	Configured components, 246
Port association rules, 162	Configuration declaration, 243-245
Process rules, 154	Deferred binding, 246
Pseudo-random Generator, 47	Specification, 239
Pseudo-random generator, 155	Constant, 5, 6
Register inference, 324, 325	Deferred, 213
Resolution function, 199, 218	in Subprograms, 180
Setup and Hold, 125, 203, 271	Control structure
Shift operators '93, 45	Case, 92, 95
Short-circuit, 43	If 89
State machine	Loop, 99
Explicit, 319	
Implicit, 319	D
Static expression, 88	7.0.1
String to 80 characters, 212	Deferred constants, 213
Subelement association, 190	Delimiters, 38
Subprogram, 179	Delayed attribute, 123
Drivers, 188	Delta time
Implicit signals, 185	Concept, 128
Initialization rules, 183	Concurrent statements, 136
Restrictions, 181 Static signals, 188	Modeling methods, 135
Subtypes, 186	Use of variables, 137
Task/protocol, 192	Wait for 0 ns, 135

Design units, 8	Component declaration, 239
Digit, 40	Concurrent assertion statement, 169
Discrete Range, 64	Concurrent procedures, 203
Discrete type, 49	Configuration declaration, 240
Driver, 111-114, 133, 187	Constants, 6
	Defaults in subprograms, 184
E	Defining a condition, 91
2	Delimiters, 40
Elaboration, 22. 24. 25	Entity, 150
Entity, 10, 145	Enumeration, 51
Enumeration	External Stimuli, 263
Ordering, 54	File and signal rule, 72
Overload, 54	File naming convention, 9
Predefined, 54	For loop, 101
Type, 51	Function, 195
Event attribute, 121, 123	Generic, 11, 13
Exit statement. 104	Header, 12
Expression, qualified 54, 73	If statement, 91
	Identifiers, 30, 34, 35
F	Indentation, 13
	Initialization, 113
File, 5, 8, 74-77, 220-225	Interface declarations, 14
Function	Libraries, 25
Definition, 175	Library, 25
Impure, 195	Line length, 14
Pure, 195	Loop, 99
Resolution, 109, 198, 218	Loop statements, 104, 105
Functional model, 249-261	Mode in subprograms, 183
Architectural command, 256-261	Named notation, subprograms, 194
Intruction file command, 253-256	Naming identifiers, 31–33
	Next, 103
~	Packages
G	Contents, 209
Generate statement, 167	Information hiding, 211
Generic, 12	Paths with identifiers, 36
Guidelines	Port interface of array types, 146
Alias'93, 81	Procedures, 176
Array directions, 67	Records, 70
Array -Unconstrained, 67	Side effects, 190, 191
Arrays, 64	Signal attributes, 124
Attributes, 77, 232, 235	Signal vs. variable, 8
Block statement, 173	State machine, 320
Boolean, 56	Subprogram array size and
Case statement, 92	direction, 179
Buffer, 178	Subprogram Arrays, 178
Buffer port, 16	Subprograms modes, 180
Capitalization, 37	Subprograms with signals, 184
Class in subprograms, 182	Suffixes for classes, 6, 12
Comments 12	

Component association list, 162

Guidelines	2.3.1 Operator overloading, 200
Synthesis	2.4 Resolution function, 109, 198
Conditional statements, 326	2.5 Package declarations, 209
Levels, 317	2.6 Deferred constants, 213
RTL, 321	2.6 Package bodies, 211
Testbenches, 262, 263	3.1 Scalar types, 49
Approach, 264	3.1.1 Enumeration types, 51
Architectures, 268	3.1.1.1 Enumeration - predefined, 54
Testbenches	3.1.3 Physical types, 57
BFM, 252	3.1.4.1 Real type, 60
Global signals, 270	3.2.1 Array types, 61
Type identifiers, 36	3.3 Access types, 72
Types, 52, 58	4.1 Type declarations, 4, 47
Types and subtypes, 49	4.2 Subtype declarations, 48
Unconstrained arrays, 64	4.3 Class, 5
Use clause, 214	4.3.1.1 Constant, 6
·	4.3.2 Interface declaration, 117
Verification, 263	4.3.3 Alias, 81
Waveform element, 139	4.4 Attribute declarations, 231
Wait, 131	5 Specifications, 234
H	5.2.1.2 Component instantiation, 159
	7.2 Operators, 42
	7.2.2 Relational operators, 43
High attribute, 78, 80	7.2.3 Shift operators, 44
	7.2.4 Concatenation Operator, 45
I	7.2.6 Mod and Rem, 46
	7.3.1 Logical operators, 43
Identifiers, 29–37	7.3.2 Aggregates, 62
If statement, 89	7.3.5 type conversion, 58
Image attribute, 79	7.4 Static expression, 87
Inertial delay, 138-142	8.1 Wait statement, 127
Initialization, 24	8.12 Return Statement, 195
Integer type, 49	8.4 Inertial/transport delays, 139
Integer universal, 59	8.7 If statement, 89
Interface declaration, 117	8.8 Case statement, 92
	8.9 Loop statement, 99
L	9.1 Block statement, 171
L	9.2 Process, 18, 152
Last_active attribute, 124	9.3 Concurrent procedure call, 166
Last_event attribute, 124	9.4 Concurrent assertion, 169
Last_value attribute, 124	9.5.1 Conditional signal
Levels of Descriptions, 2	assignment, 157
Language Reference Manual (LRM)	9.5.2 Selected signal assignment, 157
section #	9.7 Generate statement, 167
1.1 Entity, 10, 145	10.4 Use clauses, 214
1.1.1.1 Generic, 12	10.5 Overload context, 54
1.1.1.2 Ports, 162	11.1 Design units, 8
1.2 Architecture, 16, 150	12 Elaboration, 25
2.1 Subprograms, 175	12.6.1 Driver, 112
2.3 Subprogram overloading, 194	12.6.1 Drivers, 111
2.5 Suchiopiani otorioaming, 174	

Index

Language Reference Manual (LRM)	\mathbf{N}
section #	Named matrices 104
12.6.2 Propagation of signal	Named notation, 194
values, 117	Natural subtype, 49
12.6.4 Simulation cycle, 121, 133	Naming
13.3 Identifiers, 29	Component intantiations, 31
13.4.1 Decimal literals, 40	Timing parameters, 31
13.4.2 Based literals, 40	Next statement, 103
13.7 Bit string literal, 41	Now function, 57
13.8 Comments, 12	Null, 73
14.1 Predefined attributes, 77	,
Left attribute, 78, 80	O
Leftof attribute, 79	O
Library, 22-23	Object, 5
Low attribute, 78, 80	Operators
Literals	Concatenation, 45
Based, 40	Definition, 42
Bit string, 41	Logical, 43
Character, 41	Mod , 46
Logical operators, 43	Precedence, 42
Loop	Relational, 43
For, 101	Rem, 46
For loop, 101	Shift, 44
Simple loop, 99	Short circuit, 43
While loop, 100	overloading, 200-202
	Open
M	Port, 162-163
M	Ordering operators, 53
Methodology, 3	Others
Models	in Array aggregate, 65
also see "Code examples"	in Case statement, 92
Bit reversal, 101	Overloaded operators, 200
Count 1's in bit vector, 103	Overloading subprograms, 194
Memory, 254	Overloading subprograms, 174
Physical types, 58	n
Pseudo-random generator, 155	P
Resolved Boolean, 199	Package, 4, 162
Setup and Hold, 125, 203	Body, 211
Setup and Hold package, 271	declaration, 209
String to 80 characters, 212	Physical type, 57
Transmission line, 293	Port,
UART Package, 287	Association rules, 162-165
UART Receiver, 281	Array declaration, 146
UART Testbench, 296	Buffer, 16
UART Transmit protocol, 290	•
<u>=</u>	Guidelines, 146-150
UART Transmitter, 279	In, 15
UART Verifier, 295 Units package, 232	InOut, 15
Modulus operator, 46	Initialization, 116
iviountus operator, 40	Out, 15
	Pos attribute, 79

Positive subtype, 49	Specifications
Positional notation, 194	Attribute, 234-238
Pred, 79	Configuration, 239-243
Procedures, 175	Disconnect, 234
also see Concurrent procedure	Stable attribute, 123
Process, 18, 152-156	State machine, 318
Propagation of signal values, 117	Static expression, 87
	Std_uLogic, 55
Q	Std_Logic, 198
	String type, 73, 212, 272, 348
Qualified Expression, 54, 73	Subelement association, 189
Quiet attribute, 123	Subprogram, 175
	drivers, 187
R	Implicit signal attributes, 184
	Initialization, 183
Range attribute, 80	interface class, 180
Real type, 60	Matching elements in calls, 189
Record type, 70	Packages, 220
Reject Inertial delay, 141	Passing subtypes, 186
Remainder operator, 46	Overloading, 194
Reserved Words, 38	Side effects, 190-193
Resolution function, 109, 198-200, 218	Static signals, 188
Reverse_range attribute, 80	Subtype, 4, 48
Return statement, 195	Succ attribute, 79
Right attribute, 78, 80	Synthesis
Rightof attribute, 79	Architectural design, 322
	Architecture, 330
S	Attributes, 331
0 1	Classes of objects, 329
Scalar type, 49-60	Configuration, 330
Scope of visibility, 21, 148	Constructs, 323
Selected signal assignment, 157	Design units, 330
Sequential statement, 152	Entity, 330
Shift operators, 44	If statement, 326
Side effects, 190	Library, 330
Signal, 5, 7	Memory, 68
Attributes, 121-126	Methodology, 317
Implicit, 122	Operators, 329
Packages, 217	Package, 330
in Subprograms, 180, 188-190	Register inference with variables, 323
Signal assignment	Resource sharing, 332
Concurrent, 156	RTL, 320
Conditional, 157	Sequential statements, 331
Simulation, 24, 26, 27	State machine, 318
Cycle, 121, 133	Structural, 321
Time, 57	Subprogram, 330
Slice, 67	Types 328

T	V
Task / low level protocol modeling, 191	val attribute, 79
Testbench	value attribute, 79
Architectures, 268-274	Variable, 5, 7
Memory, 270	in Subprograms, 180
Methodology, 264-267	in Packages (shared), 209
Overview, 261-264	Verifier, 268-269, 294
Validation Plan, 265	Visibility, 21, 146-148
UART, 268	VHDL
TextIO, 220-225, 298, 349	Definition, 1
Time type, 57	VITAL
Timeout clause (Wait for), 130	Definition, 305
Transaction attribute, 123	Distributed delay style, 313-315
Transport delay, 138-142	Features, 306
Type, 4, 6	Pin-to-Pin delay style, 308-312
Access, 72	Purpose, 306
Array, 61	Timing parameters, 308
Boolean, 56	Types, 307
Conversion, 58	,
Conversion in association lists, 164	\mathbf{W}
Declarations, 47	**
Discrete, 49	Wait
Type, 4, 6	Statement, 127
Enumeration, 51	Wait, 131
Physical, 57	Wait for, 130
Predefined in Standard, 4	Wait on, 128
Real, 60	Wait until, 128
Record, 70	Waveforms (Test vectors), 159
Scalar, 49	
U	
UART	
Architecture, 277	
Configuration, 302	
Project, 277	
Receive protocol, 292	
Receiver, 280	
Testbench, 283, 296-301	
Transmission line model, 293	
Transmitter, 277, 278	
Verifier, 294	
Unconstrained array, 63-68	
Subprograms, 178-179	
Use clauses, 214-216	
Obe viduoes, All Ale	