Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Symplify variable-length loop syntax in el2_exu_alu_ctl.sv #129

Merged
merged 1 commit into from
Dec 6, 2023

Conversation

flaviens
Copy link
Contributor

@flaviens flaviens commented Nov 5, 2023

Hi there!
Thank you for your open source contributions!
I suggest this very minor syntax modification for compatibility with Yosys.
Thank you!
Flavien

Simplify the variable length loop syntax
Copy link

github-actions bot commented Nov 5, 2023

Links to coverage and verification reports for this PR (#129) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tmichalak
Copy link
Collaborator

LGTM, thanks @flaviens.

@tmichalak tmichalak merged commit 83adb04 into chipsalliance:main Dec 6, 2023
146 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants