Skip to content

Actions: chipsalliance/Surelog

Actions

yosys-systemverilog-plugin

Actions

Loading...

Show workflow options

Create status badge

yosys-plugin.yml
739 workflow runs
739 workflow runs
Event

Filter by event
Status

Filter by status
Branch
Actor

Filter by actor
Merge pull request #3970 from hzeller/feature-20240514-update-non-vendor yosys-systemverilog-plugin #1874: Commit 00df97c pushed by hzeller
May 15, 2024 03:53 29m 44s master
master
May 15, 2024 03:53 29m 44s
Update CI to use non-vendored UHDM 1.83 yosys-systemverilog-plugin #1873: Pull request #3970 opened by hzeller
May 15, 2024 03:53 30m 26s hzeller:feature-20240514-update-non-vendor
hzeller:feature-20240514-update-non-vendor
May 15, 2024 03:53 30m 26s
Merge pull request #3969 from hzeller/feature-20240514-bump yosys-systemverilog-plugin #1872: Commit 5223a1a pushed by hzeller
May 15, 2024 03:45 29m 50s master
master
May 15, 2024 03:45 29m 50s
Bump to 1.83 yosys-systemverilog-plugin #1871: Pull request #3969 opened by hzeller
May 15, 2024 03:44 29m 43s hzeller:feature-20240514-bump
hzeller:feature-20240514-bump
May 15, 2024 03:44 29m 43s
Merge pull request #3968 from hzeller/feature-20240514-update-uhdm yosys-systemverilog-plugin #1870: Commit 543ee20 pushed by hzeller
May 15, 2024 03:43 30m 6s master
master
May 15, 2024 03:43 30m 6s
Update UHDM to head. yosys-systemverilog-plugin #1869: Pull request #3968 opened by hzeller
May 15, 2024 02:51 30m 54s hzeller:feature-20240514-update-uhdm
hzeller:feature-20240514-update-uhdm
May 15, 2024 02:51 30m 54s
Merge pull request #3966 from sebinho/master yosys-systemverilog-plugin #1868: Commit 97e3ae6 pushed by alaindargelas
May 14, 2024 00:24 30m 14s master
master
May 14, 2024 00:24 30m 14s
Fix issue with linking dependency of -lstdc++fs when using flatpak yosys-systemverilog-plugin #1867: Pull request #3966 opened by sebinho
May 7, 2024 15:01 29m 50s sebinho:master
sebinho:master
May 7, 2024 15:01 29m 50s
Merge pull request #3962 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1866: Commit 2c4aba0 pushed by alaindargelas
February 22, 2024 05:06 30m 0s master
master
February 22, 2024 05:06 30m 0s
remove underscores in values yosys-systemverilog-plugin #1865: Pull request #3962 opened by alaindargelas
February 22, 2024 03:50 30m 49s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
February 22, 2024 03:50 30m 49s
Merge pull request #3961 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1864: Commit 3e9c2d0 pushed by alaindargelas
February 9, 2024 05:53 31m 54s master
master
February 9, 2024 05:53 31m 54s
sequences, properties location yosys-systemverilog-plugin #1863: Pull request #3961 opened by alaindargelas
February 9, 2024 05:21 31m 52s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
February 9, 2024 05:21 31m 52s
Merge pull request #3957 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1862: Commit 37ce1bb pushed by alaindargelas
January 14, 2024 06:38 29m 35s master
master
January 14, 2024 06:38 29m 35s
Multiple generate blocks yosys-systemverilog-plugin #1861: Pull request #3957 opened by alaindargelas
January 14, 2024 06:38 29m 46s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 14, 2024 06:38 29m 46s
Merge pull request #3956 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1860: Commit 4a12ee7 pushed by alaindargelas
January 13, 2024 18:10 30m 45s master
master
January 13, 2024 18:10 30m 45s
comp op return val yosys-systemverilog-plugin #1859: Pull request #3956 opened by alaindargelas
January 13, 2024 18:10 29m 9s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 13, 2024 18:10 29m 9s
Merge pull request #3955 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1858: Commit 576839c pushed by alaindargelas
January 13, 2024 05:29 30m 1s master
master
January 13, 2024 05:29 30m 1s
test yosys-systemverilog-plugin #1857: Pull request #3955 opened by alaindargelas
January 13, 2024 05:29 30m 10s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 13, 2024 05:29 30m 10s
Merge pull request #3954 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1856: Commit f2621ed pushed by alaindargelas
January 13, 2024 04:31 30m 5s master
master
January 13, 2024 04:31 30m 5s
file and package level const pushing in synth mode yosys-systemverilog-plugin #1855: Pull request #3954 opened by alaindargelas
January 13, 2024 04:31 29m 51s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 13, 2024 04:31 29m 51s
Merge pull request #3953 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1854: Commit a2a7f29 pushed by alaindargelas
January 12, 2024 22:36 30m 19s master
master
January 12, 2024 22:36 30m 19s
file level param binding yosys-systemverilog-plugin #1853: Pull request #3953 opened by alaindargelas
January 12, 2024 22:36 29m 51s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 12, 2024 22:36 29m 51s
Merge pull request #3952 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1852: Commit f687293 pushed by alaindargelas
January 11, 2024 22:53 25m 2s master
master
January 11, 2024 22:53 25m 2s
implicit decimal parameter yosys-systemverilog-plugin #1851: Pull request #3952 opened by alaindargelas
January 11, 2024 22:53 27m 17s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
January 11, 2024 22:53 27m 17s
Merge pull request #3951 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1850: Commit fabafd1 pushed by alaindargelas
January 9, 2024 19:31 28m 57s master
master
January 9, 2024 19:31 28m 57s