Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[AArch64] Optimize cases when an FPR is only used for non-paired ops. #2837

Merged
merged 1 commit into from Aug 21, 2015

Conversation

Sonicadvance1
Copy link
Contributor

No description provided.

void BindToRegister(u32 preg, bool do_load, bool only_lower = true);

// Returns if the register is only the lower 64bit register
bool IsLower(u32 preg) { return m_guest_registers[preg].GetType() == REG_LOWER_PAIR; }

This comment was marked as off-topic.

@@ -261,7 +262,8 @@ void Arm64FPRCache::Flush(FlushMode mode, PPCAnalyst::CodeOp* op)
{
for (int i = 0; i < 32; ++i)
{
if (m_guest_registers[i].GetType() == REG_REG)
if (m_guest_registers[i].GetType() == REG_REG ||
m_guest_registers[i].GetType() == REG_LOWER_PAIR)

This comment was marked as off-topic.

@degasus
Copy link
Member

degasus commented Aug 13, 2015

Nice work. I'm thinking about adding another state: PS0 and PS1 are mirrored within a single reg, as f32.

degasus added a commit that referenced this pull request Aug 21, 2015
[AArch64] Optimize cases when an FPR is only used for non-paired ops.
@degasus degasus merged commit 6cb87a9 into dolphin-emu:master Aug 21, 2015
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
3 participants