CSX64 Processor Specification

Contents

| Purpose | 7 |
|---|----|
| Processor Details | 8 |
| Registers | 8 |
| Register Subdivisions | 8 |
| The Stack | 8 |
| Error Codes | 9 |
| Main Memory | 9 |
| Endianness | 10 |
| Numeric Types | 11 |
| Integer | 11 |
| Unsigned Integers | 11 |
| Signed Integers | 11 |
| Floating-Point | 12 |
| 64-bit – Double Precision | 13 |
| 32-bit – Single Precision | 15 |
| Machine Code | 16 |
| Register Format | 16 |
| Size Format | 16 |
| Multiplier Format | 16 |
| Reading CSX64 Machine Code Specifications | 17 |
| Memory Address Format | 17 |
| Conditions | 17 |
| Translating Machine Code | 18 |
| Assembly Language | 20 |
| CSX64 Assembly Language | 20 |
| imm – Immediate | 20 |
| Instant Imm | 22 |
| r – Register | 22 |
| m – Memory | 24 |
| Symbols | 24 |
| Symbols in CSX64 | 25 |
| Predefined Symbols | 25 |
| | |

| Labels | 26 |
|------------------------------|----|
| Local Label | 26 |
| Local Symbol | 26 |
| Operation Syntax | 26 |
| Directives | 27 |
| Global | 27 |
| Def | 27 |
| Emit | 28 |
| Assembly Process | 28 |
| Virtual Operating System | 30 |
| File Descriptors | 30 |
| Managed File Descriptors | 30 |
| Unmanaged File Descriptors | 30 |
| Interactive File Descriptors | 30 |
| File Mode | 30 |
| File Access | 31 |
| File Seek Origin | 31 |
| System Calls | 31 |
| Operations | 35 |
| NOP – No Operation | 37 |
| STOP – Stop | 38 |
| SYSCALL – System Call | 39 |
| MOVcc – Conditional Move | 40 |
| SWAP – Swap | 41 |
| UX – Unsigned Extend | 42 |
| SX – Sign Extend | 43 |
| UMUL – Unsigned Multiply | 44 |
| SMUL – Signed Multiply | 45 |
| UDIV – Unsigned Divide | 46 |
| SDIV – Signed Divide | 47 |
| ADD – Add | 48 |
| SUB – Subtract | 49 |
| BMUL – Binary Multiply | 50 |

| BUDIV – Binary Unsigned Divide | 51 |
|--|----|
| BUMOD – Binary Unsigned Modulus | 52 |
| BSDIV – Binary Signed Divide | 53 |
| BSMOD – Binary Signed Modulus | 54 |
| SL – Shift Left | 55 |
| SR – Shift Right | 56 |
| SAL – Shift Arithmetic Left | 57 |
| SAR – Shift Arithmetic Right | 58 |
| RL – Rotate Left | 59 |
| RR – Rotate Right | 60 |
| AND – Bitwise And | 61 |
| OR – Bitwise Or | 62 |
| XOR – Bitwise Exclusive Or | 63 |
| CMP – Compare | 64 |
| TEST – Logical Test | 65 |
| INC – Increment | 66 |
| DEC – Decrement | 67 |
| NEG – Negate | 68 |
| NOT – Bitwise Not | 69 |
| ABS – Absolute Value | 70 |
| CMPZ – Compare Zero | 71 |
| LA – Load Address | 72 |
| Jcc – Conditional Jump | 73 |
| FADD – Floating-Point Add | 74 |
| FSUB — Floating-Point Subtract | 75 |
| FMUL – Floating-Point Multiply | 76 |
| FDIV – Floating-Point Divide | 77 |
| FMOD – Floating-Point Modulus | 78 |
| FPOW – Floating-Point Power | 79 |
| FSQRT – Floating-Point Square Root | 80 |
| FEXP — Floating-Point Exponentiate | 81 |
| FLN — Floating-Point Natural Logarithm | 82 |
| FNEG - Floating-Point Negate | 83 |

| FABS – Floating-Point Absolute Value | 84 |
|---|-----|
| FCMPZ – Floating-Point Compare Zero | 85 |
| FSIN – Floating-Point Sine | 86 |
| FCOS – Floating-Point Cosine | 87 |
| FTAN – Floating-Point Tangent | 88 |
| FSINH — Floating-Point Hyperbolic Sine | 89 |
| FCOSH – Floating-Point Hyperbolic Cosine | 90 |
| FTANH – Floating-Point Hyperbolic Tangent | 91 |
| FASIN – Floating-Point Arcsine | 92 |
| FACOS – Floating-Point Arccosine | 93 |
| FATAN – Floating-Point Arctangent | 94 |
| FATAN2 – Floating-Point Binary Arctangent | 95 |
| FLOOR – Floor | 96 |
| CEIL – Ceiling | 97 |
| ROUND – Round | 98 |
| TRUNC – Truncate | 99 |
| FCMP – Floating-Point Compare | 100 |
| FTOI – Floating-Point to Integer | 101 |
| ITOF — Integer to Floating-Point | 102 |
| PUSH – Push | 103 |
| POP – Pop | 104 |
| CALL – Call | 105 |
| RET – Return | 106 |
| BSWAP – Byte Swap | 107 |
| BEXTR – Bitfield Extract | 108 |
| BLSI – Binary Lowest-Set Isolate | 109 |
| BLSMSK – Binary Lowest-Set Mask | 110 |
| BLSR – Binary Lowest-Set Reset | 111 |
| ANDN – Bitwise And Not | 112 |
| GETF – Get Flags | 113 |
| SETF – Set Flags | 114 |
| LOOP – Loop | 115 |
| FX – Floating-Point Extend | 116 |

| SLP – Sleep | 117 |
|--|-----|
| Appendix | 118 |
| Converting Binary Integers | 118 |
| Proof of 2's Complement | 119 |
| The Heap | 120 |
| Encoding IEEE 754 64-bit Floating-Point Values | 121 |

Purpose

The CSX64 virtual processor was designed primarily to be an educational tool for learning low-level programming. The processor acts as a 64-bit machine code interpreter with its own instruction set that includes hardware support for integral and floating-point computations. The instruction set was designed around the x86_64 processor architecture to be as realistic and conforming as possible, while cutting out all of the hardware-dependent aspects of real machine code that can be cumbersome when trying to lean how it works.

The benefit of using the CSX64 virtual processor to learn assembly language (and especially machine language) is that its instruction set and system calls are not platform dependent: both the machine code programs and the interpreter itself are portable to any machine that supports the .NET framework. Additionally, CSX64 has a high degree of interoperability, being native to C# and thus compatible with all .NET languages, as well as being portable to C and C++ with minimal effort. Due to this, it's incredibly easy to create extensions for the CSX64 processor to handle just about anything, ranging anywhere from email messaging to video rendering.

Processor Details


Registers

Registers are small storage cells built directly into a processor that are vastly faster than <u>main memory</u> (RAM) but are also vastly more expensive per byte. Because of this price factor, there is not typically much room in a processor for storing data. However, due to their speed, they are the place where data is manipulated during program execution. The execution of a typical (non-trivial) program is: move data from memory to registers, perform computations, move processed data from registers to memory, repeat.

The CSX64 processor contains 16 64-bit general-purpose registers (which will be referred to as \$0-\$15 in this manual in accordance with the CSX64 assembly language). An executing program will spend the vast majority of its time managing the contents of these general-purpose registers, which can be used for processing both <u>integral</u> and <u>floating-point</u> computations. Processors also contain several other registers for managing how the processor itself functions (e.g. execution pointer, status flags, etc.), but user access to those registers is usually very restricted (for good reason).

Register Subdivisions

Although you can access the full 64-bit contents of any general-purpose register at any time, it is often unnecessary or even undesirable. For this express reason, the low 32, 16, and 8 bits of each 64-bit register can be used independently of the high bit portions, as depicted below:



It should be noted that these smaller subdivisions of the registers are still in fact just subdivisions of the same physical register. If you modify one subdivision, the contents of all the subdivisions will see the change. This is a common pitfall for beginning to learn low-level programming, but it is easily avoided by being aware of it.

The Stack

For all non-trivial programs, you're going to want to be able to have a notion of function-calling. This means the program needs some place to store the current execution position, then jump to the top of the function, then return to the call site at some point. As you should already know, a stack structure is used to tackle this problem.

Up till now, it's unlikely you've had to deal with the stack directly. In most mid- to high-level languages the stack is completely hidden from the programmer. In these languages we can only indirectly impact it. We already know that declaring a variable sets aside space on the stack, and that calling a function uses the stack as well. The difference now is that in assembly language and machine code, the programmer is in charge of managing the stack. In fact, if you don't want a stack in your program, you can just as easily obliterate it. It's all just numbers. The processor doesn't care. That said, the processor will also not try to stop you from irreparably damaging the stack structure that is set up for you by default, so if you want a stack in your program (which any sane person should), take careful note of the following:

The stack is managed by \$15. Upon program initialization, \$15 is set to the address of the top of the stack, which *begins at the high side* of the program's available memory and *grows downward*. Because of this, \$15 will always point to the most-recently-added item on the stack.

To add an item to the stack you can use the <u>PUSH</u> operation. To remove an item, you can use the <u>POP</u> operation. To call a function you can use the <u>CALL</u> operation, which pushes the (64-bit) return address onto the stack and then jumps to the function. To return from a function you can use the <u>RET</u> operation, which pops a 64-bit address off the stack and jumps to it. All of these operations assume that \$15 points to the top of the stack. If this is not the case (i.e. you have destroyed the stack by modifying \$15), then you should not use these commands at all.

\$15 may be also be modified directly without damaging the stack structure, but care should be taken when doing so. For instance, if you want to set aside 128 uninitialized bytes on the stack, rather than pushing garbage data one by one until you got 128 bytes, you could simply **decrement** \$15 by 128.

Error Codes

During program execution, the processor may encounter an error. When this happens in CSX64, it will set an error code and immediately halt execution. Reviewing the error code emitted and any recent modifications to your program may help you diagnose the cause and fix the bug.

With careful coding, all of these errors can be trivially avoided.

| Error Code | Value | Description | |
|-------------------|-------|--|--|
| None | 0 | No error has occurred. | |
| OutOfBounds | 1 | A memory access operation has exceeded the amount of memory allocated to the process. | |
| UnhandledSyscall | 2 | A <u>system call</u> was not successfully resolved. | |
| UndefinedBehavior | 3 | An operation or system call resulted in a state that is not well-defined. | |
| ArithmeticError | 4 | An arithmetic operation failed (e.g. divide by zero). | |
| Abort | 5 | Program was aborted by external code. | |
| IOFailure | 6 | An error occurred during a file system operation. | |
| FSDisabled | 7 | A system call requiring file system access was made without <u>FSF</u> being set. | |
| AccessViolation | 8 | An operation or system call was requested to modify data without permission (e.g. closing an <u>unmanaged file descriptor</u>). | |
| InsufficnentFDs | 9 | Attempted to open a file without any available file descriptors. | |
| FDNotInUse | 10 | Attempted to perform an IO operation on a file descriptor that was not in use. | |

Main Memory

Because the <u>registers</u> in the processor are much too small to hold any real amount of information, a larger storage base is required for any non-trivial program. Main memory (RAM) serves as this data reservoir and is where the vast majority of your data should be held. Fortunately, coming from mid- to high-level languages has prepared you well for this. You should already be quite familiar with the ins and outs of using and navigating memory, including the concepts of addressing and pointers. In the world of assembly language, your knowledge of addressing and pointer arithmetic will make or break you as a programmer.

In CSX64, upon program initialization, a section of memory is allocated to your program by the <u>virtual operating system</u>, enough to contain the contents of the program as well as an amount of additional space for the <u>stack</u> (and potentially the <u>heap</u>). The program's contents are then loaded into this memory starting at address zero.

On any reasonable modern system, data is addressed in 8-bit words, otherwise known as bytes. These 8-bit words cannot be subdivided further (though individual bits may be modified by bitwise operators, as per usual).

Endianness

In order to store values that are larger than 1 byte, we must use several (contiguous) bytes. However, this introduces a problem: how do we arrange the data in the individual bytes we have available. Of course, there are many ways to do this (n! where n is the number of bits), but there are only two methods that are really sensible: put the most significant bytes first (big-endian) or last (little-endian).

Let's conceptualize this with base 10 numbers:

| Memory | | Val | lue | | |
|--------|---------|-----|-------------|---------------|------------|
| Low | Address | Н | igh Address | Little-Endian | Big-Endian |
| 4 | 1 | 9 | 0 | 914 | 4190 |
| 2 | 4 | 6 | 3 | 3642 | 2463 |
| 7 | 7 | 0 | 5 | 5077 | 7705 |
| 0 | 0 | 1 | 8 | 8100 | 18 |

You may be wondering why anyone in their right mind would pick little-endian over big-endian, as little-endian essentially reads the numbers backwards. You would, in fact, have a good argument. The truth is: even nowadays there's no clear winner – some systems are still big-endian (though little-endian is the industry standard in modern computing. Big-endian is, for the most part, relegated to embedded circuitry).

One of the most compelling reasons to use little-endian systems is that it makes accessing the low-order bits of a larger numeric type easier, as you don't have to first offset the address before fetching the value. I.e. If given the address of a 64-bit integer, that same address can also be used to get the value truncated down to its low-order 32-bits. This sort of thing comes up in low-level programming more often than you'd think, and since high-level programming is basically just a syntactic sugar wrapper for low-level programming, it helps everyone out in the end.

It should be noted that attempting to load or store memory beyond the segment provided by the virtual operating system will result in an <u>OutOfBounds</u> error.

Numeric Types

Integer

The majority of processor operations involve the manipulation of integers of various widths. In fact, the integer is really the core of all modern computing, as all integers can be stored perfectly (i.e. no rounding) as a finite series of binary digits, which is perfect for a computer, as that's all it's available to anyway.

Now, the computer is a pure logic machine. It runs entirely on true or false. There is no in between. The reason behind this lies in manufacturing tolerances. At the heart of every processor is an intricate structure of electrical components. The simplest of such components for our purposes are logic gates (e.g. and, or, xor, not), which take in one or more electrical inputs and produce one or more electrical outputs based on the voltages. For instance, an and gate outputs high voltage if all of its input voltages are high, and outputs low voltage otherwise.

So, what does it mean for the voltage to be high or low? Well, this is where the natural imperfection of the universe comes into play: there's no strict definition. You could take two different logic gates, run the same voltages through all of the inputs, and ultimately get different results. This is because the gates are not perfectly identical: one might have slightly more resistance on its output or on one or more inputs due to flaws in the material and manufacturing.

Because of this, designing a circuit to differentiate similar voltages unavoidably results in it not being guaranteed to be repeatable (as well as vastly increasing the manufacturing cost due to the stricter machining specifications that would be required to pull it off). And so, we take the extremes and use binary: all or nothing – very easy to distinguish, very reliable.

For information on how to convert integers to and from binary, see the examples page on binary integers.

Unsigned Integers

Unsigned integers have no sign, hence the name. This is the simplest type of binary integer, as it's exactly what you would expect: pure binary numbers. No tricks. Because they are unsigned, however, they can only range 0, 1, 2, ..., meaning they're mainly good for dealing with raw data or values you know absolutely cannot be negative (e.g. size of an array, temperature in kelvin, your age, etc.)

Whenever this criterium is met, it is sometimes better to use unsigned rather than signed values due to their simplicity and higher range, which will be elaborated on in the signed integer section. However, care should be taken when mixing signed and unsigned numbers, as will be explained.

Signed Integers

Unlike unsigned integers, signed integers can be used to represent negative numbers as well. In virtually anything made since the 1960's, this is done via an encoding scheme known as 2's complement.

In 2's complement, the highest bit (sign bit) is used to represent the sign of the number (0 for positive, 1 for negative). However, taking the negative of a binary number under 2's complement is not as simple as just flipping the sign bit (and it's good this is not the case, as you're about to find out).

To take the negative of a signed integer, we apply the algorithm $\sim_{\rm V} + 1$ where $_{\rm V}$ is the value to negate and $_{\rm V}$ is the bitwise not). Because of the bitwise not, the sign bit is also flipped. As you can see, this also means $_{\rm V} = 0$, which is a good thing – this would not be the case had we simply flipped the sign bit.

Rather conveniently (but really by definition), 2's complement results in a beautiful encoding scheme in which addition and subtraction are exactly the same process regardless of signage (i.e. signed or unsigned). Moreover, the low half of multiplication is also the same, regardless of signage, though the high half of the product (which is generally ignored in all but assembly/machine code) does differ for signed and unsigned values. And lastly, conveniently (but also really by definition), a positive signed number (zero sign bit) is identical to its unsigned counterpart, though the opposite is only true for unsigned values with a zero high bit.

Of course, using a bit to represent the "sign" also means we have 1 less bit to play with, meaning the largest magnitude of a signed integer is half the largest magnitude of an unsigned integer.

And, as a consequence of not having a positive and negative zero, there is one more negative number than positive numbers, meaning there is always exactly one non-zero value for any width of signed integer whose negative is itself. This value is always the largest-magnitude negative value (e.g. for 8-bit signed integers: -128 is a valid negative number, but its negative is still -128, as 128 is not a valid positive number due to the sign bit being set).

Floating-Point

Integers are very simple, both to understand and to convert from "human script" (base 10) to binary. However, they are very limited numerically (e.g. 1 / 2 = 0). It would be nice to have decimal numbers as well, but this also has complications.

If we used a fixed-width integer to represent a binary number extending into negative powers of 2 (just as decimal does where 0.23 is really $2*10^{-1} + 3*10^{-2}$), we would have a structure that would either not have many decimal places or would have a maximum value much smaller than its same-width integer would.

If we used a type that could expand or contract as needed to store the integral and decimal portions it would be very big (not to mention it would need to be <u>allocated dynamically</u>), and thus would likely not fit in a register for processing. Because of this, operations involving it would be highly entangled with <u>main memory</u>, which would slow things down tremendously. And even then, what about numbers that repeat infinitely? Where should we cut them off?

Conveniently, scientists have given us the answer with their inspirationally-titled *scientific notation*. If this entry in the CSX64 manual hasn't phased you yet, you're well accustomed to scientific notation already. The idea is to use a fixed-width binary number with negative powers of 2 (as discussed above), but also multiply it by a power of 2, which solves the issue of it being limited in range compared to an integer of equal width. Another key aspect of scientific notation is that it is of the form a $.etc*10^b$, where a is always in the range [1, 10). To scale the number around to other magnitudes, we simply change b, hence the name floating-point. Along with this comes the concept of significant digits (i.e. regardless of the value, only a certain number of digits will be stored, and the rest are discarded as zeroes), which is perfect for our uses, as we simple can't efficiently pull off a variable number of significant digits.

And so, we come to the big question: how do we encode these supposed floating-point monstrosities?

64-bit – Double Precision

The processor contains hardware support for handling 64-bit ("double precision") IEEE 754 floating-point values. There are plenty of utilities that will convert decimal numbers into their respective floating-point representations, but it's occasionally beneficial to understand the underlying encoding scheme of the structure (e.x. say you wanted to extract what the power of 2 is without the overhead of taking its absolute value, then its logarithm, then casting it to an integer via truncation, as well as domain shifting due to not being able to take the logarithm of zero). If you understood its structure, it would simply be a right shift, a bitwise and, and a subtraction, all of which are vastly faster than logarithms or potential function calls.

Here's a graphical representation of the data structure:

| High bits | | | | Low bits |
|-----------|------------|-----------------|-----------------|----------|
| | 1-bit Sign | 11-bit Exponent | 52-bit Fraction | |

Sign – A single bit to represent the sign of the number (i.e. 0 for positive, 1 for negative).

Exponent – An 11-bit exponent encoded in excess-1023 (i.e. the "real" power + 1023). This 1023 value is known as the bias (b) of the representation and is different for different widths of floating-point representations (and in fact is always $2^{n-1} - 1$ where n is the number of bits used to encode the exponent).

Fraction – A 52-bit fractional portion that omits the leading 1 (and is therefore technically 53 bits for the purpose of calculating precision) (e.g. 1.00101101... would be stored as 00101101...).

Because the fraction portion is ordinarily assumed to have a hidden 1 in the front (which is not stored in the binary representation), it would be impossible to represent zero. Because of this, having an exponent of zero denotes a denormalized value, where there is not assumed to be a hidden 1. This also means that the true exponent is interpreted as -b+1 to account for this sudden loss of a high order significant digit (rather than the -b it would be under normalized interpretation: e-b), thus closing the gap between de/normalized values.

There is also a concept of infinity, which is represented as an exponent of all 1's and a fraction of all zeros. The sign bit can be changed to represent positive and negative infinity.

Additionally, there is a concept of invalid arithmetic: NaN (Not a Number). These come in two varieties: QNaN (quiet), and SNaN (signaling). QNaN values are errorlessly produced by some floating-point operations (e.g. dividing zero by zero). The result of any arithmetic involving QNaN will also result in QNaN, thus safely propagating through a series of operations. SNaN however, will cause the floating-point module in a modern processor to emit an error when used in any operations (though this is usually "quietened" to a QNaN, thus propagating through arithmetic and not halting program execution).

A summary of 64-bit floating-point values is as follows, where x denotes either a 1 or a 0:

| | Floating Point Values | | | | | |
|--------------------------------|-----------------------|-------------------|---|--|--|--|
| Sign Exponent (e) Fraction (f) | | Fraction (f) | Value | | | |
| 0 | 0000 | 0000 | +0 | | | |
| 0 | 0000 | 0001 : 1111 | Positive Denormalized Real 0.f*2 ^(-b+1) | | | |
| 0 | 0001 : 1110 | xxxx | Positive Normalized Real 1.f*2 ^(e-b) | | | |
| 0 | 1111 | 0000 | +∞ | | | |
| 0 | 1111 | 0001 : 0111 | SNaN | | | |
| 0 | 1111 | 1xxx | QNaN | | | |
| 1 | 1111 | 1xxx | QNaN | | | |
| 1 | 1111 | 0001 : 0111 | SNaN | | | |
| 1 | 1111 | 0000 | -∞ | | | |
| 1 | 0001 : 1110 | xxxx | Positive Normalized Real -1.f*2 ^(e-b) | | | |
| 1 | 0000 | 0001 : 1111 | Positive Denormalized Real -0.f*2 ^(-b+1) | | | |
| 1 | 0000 | 0000 | -0 | | | |

The positive and negative zero values can both be used to represent zero, but fortunately will compare equal under floating-point comparison. They can be thought of as special cases of denormalized real values (where the fractional portion is zero).

There are several well-defined special cases for the result of floating point operations, some of which are listed below. In general, if the result of an operation has a conceptual value, it will result in that value (e.x. adding infinities of the same sign will result in another infinity with the same sign). If it does not produce a logical result (e.x. adding infinities of opposite signs), it will result in QNaN.

| Operation | Result | Operation | Result | |
|---------------|--------|-----------|--------|--|
| n / ±∞ | 0 | ∞ + ∞ | ∞ | |
| ±∞ * ±∞ | ±∞ | ∞∞ | ω | |
| ±nonzero / ±0 | ±∞ | -∞ - ∞ | | |
| ±finite * ±∞ | ±∞ | -∞ + -∞ | | |
| ±0 / ±0 | QNaN | ∞ − ∞ | ONON | |
| ±∞ / ±∞ | QNaN | -∞ + ∞ | QNaN | |
| ±∞ * ±0 | ONaN | | | |

For more information about how to encode floating-point values, refer to <u>Encoding IEEE 754 64-bit Floating-Point Values</u> in the Appendix.

For more information on the structure of the IEEE 754 format, refer to:

http://steve.hollasch.net/cgindex/coding/ieeefloat.html.

32-bit – Single Precision

CSX64 also supports IEEE 754 32-bit floating-point computations. This format is identical to the above explained 64-bit format, except that there are 23 bits to encode the fractional portion (which still excludes the leading 1), and 8 bits to record the exponent (meaning the exponent bias is 127 instead of 1023).

Here's a graphical representation of the data structure:

| High bits | | | Low bits |
|------------|----------------|-----------------|----------|
| 1-bit Sign | 8-bit Exponent | 23-bit Fraction | |

All other special properties (e.g. infinity, NaN, denormalization) function identically to its 64-bit counterpart, and have the same formats as shown in the table above.

In the past, 32-bit floating point was used because it was faster than 64-bit, which made it the obvious choice for anything that didn't need the extra precision or range. Nowadays however, the speed difference is negligible (in fact, 64-bit is sometimes actually faster than 32-bit, depending on the processor). The main reason to use 32-bit in modern times is just to save space. If you need an array of one million floating point values and you don't need high precision, you might as well use 32-bit and save four million bytes. This also has the effect of making code smaller, meaning more can fit into a cache line, thus reducing cache misses and ultimately speeding up execution.

Machine Code

As discussed elsewhere, a processor is essentially just a logic machine. Values are encoded in a binary, put through some logical manipulation algorithm (which may be incredibly complex), and ultimately transformed into some meaningful result. But how does the processor know how to execute a program? Well, just like numbers, programs themselves must somehow be encoded into binary. This is what's known as machine code, and it lies at the heart of every computer. There is nothing closer to the underlying hardware than machine code.

Machine code varies from processor to processor, which makes it very difficult to program in. However, The CSX64 virtual processor is cross-platform, meaning any program you write in CSX64 machine code will be able to run on any machine that can run the interpreter.

Now, machine code is *very* technical, and most operations require certain key pieces of information to be in specific bit fields of the binary code. Below is an overview of the standard formats used by CSX64 binary.

Register Format

Nearly all operations involve at least one of the <u>general-purpose registers</u>. As there are 16 of such registers, they are designated by a 4-bit register address, where the registers are labeled 0-15. Any operation format specification denoting a source or destination register (or abbreviated "reg", "r", "r1", "r2", etc.) uses this format unless otherwise specified.

Size Format

Most operations involving registers perform their operation on a specific <u>subdivision</u> of the registers into 64, 32, 16, or 8-bit portions. These subdivisions are designated by a 2-bit size code. Any operation format specification denoting size uses this format unless otherwise specified.

| Size Code | Size | Size Name |
|-----------|---------|-----------|
| 0 | 8 bits | byte |
| 1 | 16 bits | word |
| 2 | 32 bits | dword |
| 3 | 64 bits | qword |

Multiplier Format

Some operations may specify one or more size multipliers (most notably memory addressing operations). These multipliers are designated by a 3-bit multiplier code. Any operation format specification denoting a multiplier (or abbreviated "mult", "m", "m1", "m2", etc.) uses this format unless otherwise specified.

| Multiplier Code | Multiplier Value | |
|-----------------|------------------|--|
| 0 | 0 | |
| 1 | 1 | |
| 2 | 2 | |
| 3 | 4 | |
| 4 | 8 | |
| 5 | 16 | |
| 6 | 32 | |
| 7 | 64 | |

Reading CSX64 Machine Code Specifications

Because machine code requires certain bits in certain places to work, we need a standardized way of expressing this format. This manual uses the following format:

```
[1: item1][6: item2][1: item3] ([4: v1][4: v2]) ([64: something])
```

Bracketed item — a labeled collection of bits. The label is used elsewhere in the specification page to explain what putting a value there will do. The number to the left of the label specifies the number of bits in the bitfield. If the bitfield has no name, it is padding, and the value does not matter (though you will likely prefer it be filled with zeroes). Bracketed items are collected into words with spacing between one another. The location of a bracketed item in a word determines the position of the bitfield in the word, with the left being the high bits of the word. Words follow the usual rules of endianness, but of course this is only an issue for multi-byte words.

Any parenthesized word may or may not be expected to be there, depending on the other values provided in the binary format. If this is the case, the specific operation's machine code specification will detail when it should or should not be provided.

Memory Address Format

In CSX64, memory addresses have a width of 64 bits, and are always in a standard format:

```
[1: base][3: m1][1: -m2][3: m2] ([4: r1][4: r2]) ([64: imm])
```

If base is 1, imm is assumed to be provided. If base is 0, imm is 0 for the address calculation.

If m1 or m2 is nonzero, r1 and r2 are assumed to be provided.

If -m2 is 1, r2 is first negated before being used in the address computation (but r2 is not modified).

The resulting address is thus imm + m1*r1 + m2*r2, where m1 and m2 are expanded to their multcode values.

Conditions

At the hardware level, conditionals are processed based on the value of a special flags <u>register</u>. The flags register contains several 1-bit flags that represent various processor states. These flags are modified in different ways by many operations, but the following table generalizes the behavior of each flag under typical use. The top section lists "public" flags, which can be modified by the <u>SETF</u> operation. The others are "private" flags, which cannot be modified by SETF (but may be modified by the virtual operating system).

| Flag | Name | Description |
|------|------------------|---|
| ZF | Zero Flag | The last operation resulted in zero |
| PF | Parity Flag | The low 8 bits of the last operation had even parity |
| OF | Overflow Flag | The last operation resulted in arithmetic overflow |
| CF | Carry Flag | The last operation resulted in a carry or borrow from the high bit |
| SF | Sign Flag | The last operation resulted in a negative value |
| SMF | Slow Memory Flag | Indicates that memory access is artificially slowed |
| FSF | File Access Flag | Indicates that executing code is allowed full access to the file system |

Once these flags have been set by an operation, they can be used by any conditional operation. The following table lists all the conditionals used in CSX64:

| Label | Alias | Name | Signage | Condition |
|-------|-------|-------------------------|-------------|----------------------|
| Z | E | Zero / Equal | | z = 1 |
| NZ | NE | Not Zero / Not Equal | | z = 0 |
| Р | PE | Parity / Parity Even | | P = 1 |
| NP | PO | Not Parity / Parity Odd | | P = 0 |
| 0 | | Overflow | NI/A | 0 = 1 |
| NO | | Not Overflow | N/A | 0 = 0 |
| С | | Carry | | C = 1 |
| NC | | Not Carry | - - - | C = 0 |
| S | | Sign | | S = 1 |
| NS | | Not Sign | | S = 0 |
| Α | NBE | Above | | CF = 0 and $ZF = 0$ |
| AE | NB | Above or Equal | Unsigned | CF = 0 |
| В | NAE | Below | Unsigned | CF = 1 |
| BE | NA | Below or Equal | | CF = 1 or ZF = 1 |
| G | NLE | Greater | | ZF = 0 and $SF = OF$ |
| GE | NL | Greater or Equal | Cianad | SF = OF |
| L | NGE | ess Signed | | SF != OF |
| LE | NG | Less or Equal | | ZF = 1 or SF != OF |

Because not all operations affect the flags in the same way, it is necessary to reference the documentation for any operation before using its resulting flags. In CSX64, if an operation's documentation doesn't state that it modifies a particular flag, the value of said flag is unchanged (though this is not the case on *all* modern processor architectures).

Translating Machine Code

Translating your program's intent into machine code is an easy (albeit ludicrously tedious) task. All you have to do is follow the binary format the specification indicates, putting the values in the correct positions.

For example, to add 17 to the 32-bit segment of \$3, we would fill in values for ADD's binary specification, giving us:

Which would thus result in the final binary form (in hexadecimal):

```
1d 3c 11 00 00 00
```

Remember that we need to account for endianness. Since the vast majority of computers today are little-endian, this example uses little-endian encoding, meaning the low order bytes of a value come first.

Now, say we wanted to compare the 32-bit segment of R3 to an element of an array (of 32-bit integers) in memory that starts at address 200. Let's also say that we want the index of the item in the array to be the current value of \$7. We thus need to use CMP's binary specification, which in turn uses the address specification:

```
[8: 45] [4: 3][2: 2][2: 1]
[1: 1][3: 3][1: 0][3: 0] [4: 7][4: 0] [64: 200]
```

Which gives us the binary form (in hexadecimal):

```
2d 3d f0 70 c8 00 00 00 00 00 00 00
```

Now let's say we want to jump to address 1000 if the values were equal (i.e. result was zero – equal condition is an <u>alias</u> for zero condition). We thus use \underline{Jz} 's binary specification:

```
[8: 63] [1: 1][3: 0][1: 0][3: 0] [64: 1000]
```

Which gives us the binary form (in hexadecimal):

```
3f 80 e8 03 00 00 00 00 00 00
```

Congratulations: you've just gone through the process of translating your first few lines of machine code! Now, putting it all together, we add 17 to the 32-bit segment of R3, compare it to a value from an array in memory with base address 200 and index in R7, then jump somewhere if they were equal. The full resulting machine code is thus:

```
1d 3c 11 00 00 00
2d 3d f0 70 c8 00 00 00 00 00 00 00
3f 80 e8 03 00 00 00 00 00 00
```

Which is essentially the same as the following in C:

```
R3 += 17;
if (R3 == arr[R7]) goto somewhere;
```

Assembly Language

As you can imagine, <u>writing programs in machine code</u> is completely impractical. It requires you to reference the binary specification for every single operation you want to perform, and makes you do the grunt work of translating everything into binary and putting things in the proper bit fields (not to mention making you painfully aware of <u>endianness</u>). For all of those reasons and many, many more, programs are never written in machine code except for academic purposes. Assembly language serves as the bridge between the programmer and pure machine code and is the closest programming "language" (i.e. human-readable) to the underlying hardware.

Assembly languages are tailored to specific processors (though most assembly languages contain many operations that go by the same name and have the same syntax to increase code reusability). In essence, assembly language is just a human-readable form of machine code that is translated into machine language by an assembler.

As an example of what assembly language might look like, the following is the CSX64 assembly language equivalent of the example in the above section on translating machine code:

```
add:32 $3, 17
cmp:32 $3, [200 + 4*$7]
je [1000]
```

As you can see, we specified the same values for each instruction that we translated before. The difference is that this is readable – you can look at this and know what it's doing.

CSX64 Assembly Language

CSX64 comes with a thorough, built-in assembler designed loosely around the standard Intel syntax (with several major changes to appeal to modern users, such as the naming conventions of the registers).

Before we describe the syntax of operations and assembler utilities, we need to go over some of the basics of CSX64 assembly language (much of which holds for all assembly languages).

Firstly, there are three places a value can come from: packaged-in with an operation (imm), from a register (r), or from memory (m).

imm – Immediate

An imm, otherwise known as an immediate, is a value that is placed directly inside an operation's binary specification. In assembly language this is a literal number, such as 0, 7, or 3.14. These serve the purpose of providing values to fill in the bit fields of an operation's binary specification, as we did above.

However, an imm doesn't have to just be a pure number, it may be an expression:

```
(1 + 3) * 8.3
```

It may even involve symbolic names:

```
(a + b) / 2
```

In the most general sense, an imm is anything that doesn't come from a register or memory.

The following table lists all the imm operators, in order of decreasing precedence, where grouped operators have equal precedence:

| Usage | Name | Result | Result Type | Evaluation Order |
|-----------|-------------------------|--|--|---------------------|
| A * B | Multiply | A * B | Flooting if A on D is | |
| A / B | Divide | A/B | Floating if A or B is | Left-to- |
| A % B | Mod | Remainder of A / B | floating, otherwise integral | Right |
| A + B | Add | A + B | Floating if A or B is | Left-to- |
| А - В | Subtract | A - B | floating, otherwise integral | Right |
| A << B | Shift Left | A << B | Floating if A or B is | Left-to- |
| A >> B | Shift Right | A >> B | floating, otherwise integral | Right |
| A < B | Less | | | |
| A <= B | Less or Equal | 1 if condition met, | Integral | Left-to- |
| A > B | Great | otherwise 0 | integral | Right |
| A >= B | Great or Equal | | | |
| A == B | Equal | 1 if condition met, | Integral | Left-to- |
| A != B | Not Equal | otherwise 0 | integral | Right |
| A & B | Bitwise And | Floating if A or B is A & B floating, otherwise integral | | Left-to- Right |
| A ^ B | Bitwise Xor | Floating if A or B is A ^ B floating, otherwise integral | | Left-to- Right |
| A B | Bitwise Or | A B | Floating if A or B is floating, otherwise integral | Left-to- Right |
| A && B | Logical And* | 1 if A and B are nonzero, otherwise 0 | Integral | Left-to- Right |
| A B | Logical Or* | 1 if A or B is nonzero, otherwise 0 | | Left-to- Right |
| А ?? В | Null- Coalescing* | A if A is nonzero, Type of the otherwise B taker | | Left-to- Right |
| A ? B : C | Ternary Conditional* | B if A is nonzero, otherwise C | Type of the branch taken | Right-to- Left |

^(*) This operation supports short-circuiting evaluation.

There are also several unary operations, which are listed in the following table:

| Usage | Name | Result | Result Type | Evaluation Order |
|-------|-------------|------------------------------|-------------|---------------------|
| +A | Identity | A | | |
| -A | Negative | -A | Type of A | |
| ~A | Bitwise Not | ~A | | |
| ! A | Logical Not | 1 if A is zero, otherwise 0 | Integral | Right-to-Left |
| *A | To Floating | A as floating | Floating | |
| /A | To Integral | A as integral via truncation | Integral | |

These operators may be chained in any way desired, with parenthesis being available for grouping if needed.

Furthermore, there are several ways to denote numeric literals, which are described below.

| Туре | Description | Example |
|---------------------|---------------------------------------|-------------|
| Hexadecimal Integer | Prefaced by "0x" | 0xdeadbeef |
| Binary Integer | Prefaced by "0b" | 0b10011011 |
| Octal Integer | Prefaced by "0" | 0712 |
| Decimal Integer | Otherwise | 167 |
| Character (Integer) | A character enclosed in single quotes | ` A' |
| | Begins with a digit and contains a | 0.1 |
| | decimal point and/or e or E with an | 3.14 |
| Decimal Floating- | exponent (which may optionally have a | 2.5e4 |
| Point | sign) for exponential notation. | 1.67e-11 |
| | "∞" for <u>infinity</u> . | -∞ |
| | "NaN" for NaN (case sensitive). | NaN |

Instant Imm

For many operations, an imm is required to be "instant". This simply means that its value must be calculatable at that time. For instance, if an imm has expression (a + b) / 2, it is not instant until both a and b are instant. By definition, all numeric literals are instant, and thus expressions consisting entirely of numeric literals are also instant.

r – Register

A register value is simply a value that is used to refer to a register. As discussed in the section on <u>registers</u>, CSX64 has 16 general-purpose registers, indexed 0-15. To refer to one of these registers, you designate the index of the register, preceded by "\$" (e.g. \$3 would refer to register 3).

In fact, the index may be any instant imm, with the only limitations being that compound expressions must be parenthesized and the evaluated instant imm used as the register index must be integral and in the range 0-15. The following table summarizes these rules:

| Expression | Referenced Register | |
|---------------|---|--|
| \$3 | Register 3 | |
| \$abc | Depends on value of abc, which must be instant | |
| \$ (3+1) | Register 4 | |
| \$3+1 | Error – compound register index must be parenthesized | |
| \$(abc*3 + 1) | Depends on value of abc, which must be instant | |
| (a + b)/2 | Error – compound register index must be parenthesized | |
| \$-abc | Error – compound register index must be parenthesized | |
| \$(-abc) | Depends on value of abc, which must be instant | |

The registers in a typical assembly language are labeled in a "standard" manner that is rather cumbersome and antiquated. The labels are in fact abbreviations for their original purposes, which are no longer relevant now that virtually every modern computer uses general-purpose registers instead. Because of this, CSX64 takes a more logical approach:

| | Register Labels in Assembly | | | | | | |
|---------|-----------------------------|--------|-------|---------|--------|------------|-------|
| | Standard x86_64 | | | | CS | (64 | |
| 64 bits | Low 32 | Low 16 | Low 8 | 64 bits | Low 32 | Low 16 | Low 8 |
| RAX | EAX | AX | AL | \$0 | \$0 | \$0 | \$0 |
| RBX | EBX | ВХ | BL | \$1 | \$1 | \$1 | \$1 |
| RCX | ECX | CX | CL | \$2 | \$2 | \$2 | \$2 |
| RDX | EDX | DX | DL | \$3 | \$3 | \$3 | \$3 |
| RSI | ESI | SI | SIL | \$4 | \$4 | \$4 | \$4 |
| RDI | EDI | DI | DIL | \$5 | \$5 | \$5 | \$5 |
| RBP | EBP | BP | BPL | \$6 | \$6 | \$6 | \$6 |
| RSP | ESP | SP | SPL | \$7 | \$7 | \$7 | \$7 |
| R8 | R8D | R8W | R8B | \$8 | \$8 | \$8 | \$8 |
| R9 | R9D | R9W | R9B | \$9 | \$9 | \$9 | \$9 |
| R10 | R10D | R10W | R10B | \$10 | \$10 | \$10 | \$10 |
| R11 | R11D | R11W | R11B | \$11 | \$11 | \$11 | \$11 |
| R12 | R12D | R12W | R12B | \$12 | \$12 | \$12 | \$12 |
| R13 | R13D | R13W | R13B | \$13 | \$13 | \$13 | \$13 |
| R14 | R14D | R14W | R14B | \$14 | \$14 | \$14 | \$14 |
| R15 | R15D | R15W | R15B | \$15 | \$15 | \$15 | \$15 |

In standard x86_64 assembly, the register name you use indicates the size of the operation (i.e. how much data is moved, processed, etc.). For instance, using EDI to load a value from memory (e.g. mov edi, [var]) loads a 32-bit value from memory into the 32-bit partition of RDI. However, this system presents a problem: what if you use a statement that doesn't contain any registers (e.g. mov [var], 100)? How would the assembler know what size you meant? To solve this, you have to explicitly tell the assembler the size you wanted (e.g. mov [dword ptr var], 100). Additionally, in some assembly languages you need to specify the size as "dword ptr" and in others as just "dword". This becomes quite annoying, as neither is compatible with the other.

CSX64 solves this problem by instead attaching the size information to the operation (e.g. mov:32 \$5, [var] or the unknown size case mov:32 [var], 100). This solves two problems: the inconsistent format of an unknown size issue, as well as the need to memorize the table of poorly-named register partitions used by x86_64. Even better, you need only specify the size once in CSX64, whereas you might need to specify it twice in x86_64 (e.g. mov edi, eax). This could be annoying if you ever decided to change the edi to rdi, as mov rdi, eax will not compile. CSX64's size system solves this more elegantly as mov:32 \$5, \$0, and conversion to a different size is trivial: mov:64 \$5, \$0. If that weren't convenient enough, not specifying a size for an operation implies that you don't want a partition and thus defaults it to 64-bit mode (e.g. you can use mov \$5, \$0 instead of mov:64 \$5, \$0). Since you'll be dealing with addresses and pointers frequently — which are 64-bit in CSX64 — this is a handy shorthand to be aware of.

m – Memory

A memory value is an expression that evaluates to the address of some value in memory. In CSX64 assembly language, addresses are enclosed in brackets "[...]" with the address expression inside. An address expression follows the same rules as any imm, with the added ability to use up to two registers in computing the address, as discussed in the section on memory addresses.

Just like the machine code version of addressing (or rather because of it), the registers used in the calculation must be connected by addition or subtraction to the rest of the expression, may be multiplied by an integral 0, 1, 2, 4, 8, 16, 32, or 64, and only one of the registers may be subtracted (i.e. negated before adding). Registers may optionally be augmented by unary plus or negation operators. Unary plus is no-op, and negation is equivalent to adding the negative of the register.

The assembler can deduce the overall signedness of the register in the expression. For instance, if a register is connected by an even number of negations or subtractions, it understands that it is in fact not being negated.

If an address expression is not of the standard form, the assembler will attempt use algebra to put it into a legal form if possible. (e.g. [8*(\$1+4) + 64] is converted to [8*\$1 + 96]). This is only done for multiplication: other algebraic simplifications must be done by the programmer.

Certain <u>imm ops</u> offer short-circuiting evaluation. An important note on this is that registers may not be used in these operations. (e.g. [abc ? \$0 : 0] is ill-formed even if abc is instant).

Finally, the assembler will combine multipliers of the same register (e.g. [6*\$5 - 8*\$6 - 2*\$5]) is converted to [4*\$5 - 8*\$6] and is thus legal). In fact, more than two registers may be specified, so long as only two of them have nonzero multipliers and only one of them is negated (e.g. [4*\$5 - 8*\$6 - 4*\$5 + 2*\$7] is converted to [-8*\$6 + 2*\$7] and is thus legal).

Symbols

Traditionally, assembly doesn't have a notion of variables or data types: everything is just data. However, it becomes necessary to have symbolic names for referencing different values. For instance, if your program needed an IP address in several places spread out over many files, giving it a symbolic name

would make the code far less obscure and easier to read and maintain. Without symbolic names, changing the IP address would mean having to hunt down every occurrence of it and change them all by hand.

Another compelling argument is in addresses: would you rather refer to your function as "the one at address 300" or "the one named cross_product"? And even more compelling: how do you even know what the absolute address of something will be? You'd have to count the number of bytes generated by each and every statement in your program and keep track of the position of everything manually. And even if you did that, if multiple files are used the order of those files in the final executable may vary. The simplest solution is to simply have the assembler and linker take care of all the heavy lifting for you.

Symbols in CSX64

A symbol is any user-created name that has an associated imm (though most assemblers/linkers defined a few symbols for you, some of which you couldn't come up with on your own, as they hold information about the resulting executable itself).

Symbols can be used in any imm expression, even before they've been defined (though that would make them not <u>instant imms</u>). Symbols should be used anywhere you would otherwise put a value that you will likely need to reference elsewhere.

It is important to remember that assembly language does not have a notion of variables. Symbols are not memory locations to put something in. In fact, they don't impact the resulting executable at all, and are simply a means of making assembly language more convenient.

All symbols must have a legal symbol name, which follows the same rules as most programming languages: all characters in the name must be alphanumeric or underscores, and the first character may not be a number.

Predefined Symbols

The CSX64 assembler defines several instant symbols automatically:

| Symbol Name | Value | |
|--|--|--|
| time | The time of the assembly process expressed as the number of | |
| cime | 100 nanosecond intervals since January 1, 0001. | |
| version | The version of CSX64, where increasing values indicate newer | |
| | versions. | |
| pinf | Floating-point positive infinity. | |
| ninf | Floating-point negative infinity. | |
| nan Floating-point NaN. | | |
| fmax | The maximum (finite) floating-point value. | |
| fmin | The minimum (finite) floating-point value. | |
| fepsilon The smallest positive floating-point value. | | |
| pi | The mathematical constant pi. | |
| e The mathematical constant e. | | |

Additionally, there may be other instant symbols predefined by the assembler that were imported from external extensions. In fact, the vanilla CSX64 system predefines all its system call codes.

The CSX64 linker also defines several symbols automatically. Of course, being defined by the linker means these symbols are unavailable during assemble-time, which means none of these symbols can be used where an <u>instant imm</u> is required.

| Symbol Name | Value |
|-------------|---|
| prog_end | The address of the end of the executable program segment. |

Labels

Labels are the tools assembly languages use to keep tabs on addresses. They are simply symbols that will refer to the address of something in the resulting executable. To do this, the assembler takes note of where the label was defined, and then adds a base address, which will be defined by the linker. Because of this, any expression involving a label cannot be used where an <u>instant imm</u> is required.

Labels should be used when you need to refer to something's address (e.g. function or data location).

Local Label

A local label is a label that is associated with a non-local label. Because assembly language is prolific with labels, you can easily run into the problem of having clashing label names. Rather than naming your labels "loop_top_1", "loop_top_2", etc., you can give them local names.

A local label is tied to the most-recent non-local label and is only visible within that scope (i.e. the next non-local label definition will have a different scope, and thus not be able to access the other scopes' local labels.

In most assembly languages – and indeed in CSX64 – local labels are created and referenced by putting a period in front of the normal label name (e.g. ".top", ".end", ".ret" are all local labels).

Local Symbol

In addition to local labels, CSX64 assembly generalizes this locality to symbols as well. They function in exactly the same way, but refer to a normal imm, rather than strictly a label.

Operation Syntax

Assembly language is notably different from other, higher-level languages in that it is very mechanical. The best example of this is the utter uniformity of its statements. CSX64 assembly uses a very standardized approach, where every line is separated into several sections:

```
(label: label: ...) (op(:size) arg1, arg2, ...) (;comment)
```

The label section consists of zero or more labels, each of which may optionally be made local by appending a period to the front of the label name. The colon is not part of the label name. The labels must be separated from one another and from the operation by white space. The labels are introduced from left-to-right.

The optional operation section consists of one operation and an optional explicit size parameter (which has different meanings depending on the operation). If the size parameter is not specified, it defaults to 64 (bits). The size parameter can be any instant imm, with the sole exception being that compound expressions (i.e. expressions involving any operators) must be parenthesized (this is in order to distinguish it from the argument section). Furthermore, the size parameter (or the operation if none is provided) must be separated from the argument section by white space.

The argument section consists of zero or more comma-separated arguments for the selected operation. Note that if arguments are specified without an operation, the first argument will be taken as the operation, which is very likely not desirable.

The optional comment section begins with a semicolon and continues to the end of the line. It is ignored during assembly.

The parsing of a line of assembly begins by splitting the line into its constituent components. From there, each token is stripped of all white space. Because of this, spacing in any expression is completely up to the programmer (i.e. "(a+b)*(b+c)" and "(a+b)*(b+c)" and "(a+b)*(b+c)" are equivalent). This also means that numeric literals can be spaced out to be easier to read (e.g. mov: 32 \$0, 1 000 000 000 and mov: 32 \$0, 1000000000 will be parsed identically).

Directives

CSX64 assembly has several pseudo-operations that act as operations but don't necessarily correspond to the generation of any binary code in the resulting executable. Primarily, these directives offer a means of controlling some aspect of the assembly process.

Global

The Global directive takes one or more symbol names and adds them to the export table (i.e. the symbol names that are accessible from other assembly files). A symbol can be made global before being defined. Local symbols cannot be made global.

Providing a size parameter has no effect.

Typically, an assembly file will begin with a series of global directives exporting functions and global variables. This makes it easy for a programmer using that file to open it and immediately see what kinds of things it makes available. This is similar to the concept of header files in C/C++.

In most assembly languages, using an external symbol (i.e. a symbol from another assembly file) requires the file on your side to flag it as external with the Extern keyword. This is not required in CSX64, but it is something to be aware if you ever move on to real assembly language.

Def

The Def directive introduces a new symbol, where the new symbol name is the first argument and its expression is the second argument. Attempting to redefine an existing symbol results in an assemble error.

Providing a size parameter has no effect.

Fmit

The Emit directive takes one or more <u>imms</u> and writes them directly into the binary file in-place from left to right, accounting for the <u>endianness</u> of the current system. The imms do not have to be <u>instant</u>. The size parameter determines the size of the values to write.

Additionally, if an argument is a line of text enclosed in double quotes, emit will write each character in the string as if it were a character literal (i.e. emit: 8 "hello", 0 is identical to emit: 8 'h', 'e', 'l', 'o', 0). It should be noted that assembly languages do not append a null-terminator for you when emitting strings, which is why the above example added a null character explicitly. If your algorithm doesn't require a null terminator (e.g. direct use of sys write), feel free to omit it.

Emit is the means by which you allocate space for global variables (i.e. not on the stack) and assign them initial values. To do this, you first determine what data size you need. Let's say we want to make a variable to hold a 32-bit RGBA color code. Now we pick out a suitable initial value (optional). We then give that information to Emit and attach a label to it for convenience (so we can access it in the code later): $rgba_color$: $emit:32 \ 0xff4286f4$. This writes our color code directly to the binary file as a 32-bit integer. Thus, $rgba_color$ now points to a unique 32-bit location in the binary file, where we can load and store values as we wish (i.e. a global variable). Care should be taken when selecting emission sizes and values. If we wrote $emit:16 \ 0xff4286f4$, then the value that was actually written would be 0x86f4 since we asked it to write that color code as a 16-bit value. Our value would be truncated.

If an argument begins with a hash (#) it denotes a multiplier. When a multiplier is encountered, the previous argument is repeated that many times in the resulting binary code (where a multiplier of 1 is no-op). A multiplier must resolve to an instant imm integer that is greater than zero. A multiplier cannot immediately follow a string, nor can it immediately follow another multiplier. For convenience, if the first argument to Emit is a multiplier, an integral zero is taken as the previous argument to be repeated. This makes it easy to allocate space for a global variable or array without needing to provide initial values (e.g. emit: 32 #64 will allocate enough space for 64 32-bit values, which will – of course – be contiguous).

Assembly Process

Assemblers take an assembly file and create an object file. Object files are the machine code translation of an assembly file plus additional data pertaining to missing information (i.e. info on how to account for symbols that were not defined in that file, including the base of all labels) and the definitions of global symbols.

An object file itself is not executable: it needs to have all of its missing information filled in. To do this, a separate program known as the linker takes all the object files and cross-references them to fill in any missing symbol definitions. Ultimately, the linker puts all the object files together and creates the final executable.

The purpose of this is to have a system where only files that were modified need to be reassembled when any change is made. This of course also means that large files (e.g. library implementations) do not need to be assembled every time you write a program that references them. Furthermore, many software developers prefer to distribute their libraries as object files, as this simultaneously mitigates the assembly

time of clients of the library and prevents them from having the source code (although the object file could be disassembled, all the comments, spacing, and most symbol names would be gone forever, leaving the disassembled file a virtually-illegible pile of spaghetti.

Virtual Operating System

The virtual operating system is the "platform" on which the CSX64 processor runs. In essence, it acts as an extension mechanism for the default processor behavior. Specification-compliant virtual operating systems are effectively dormant until called upon by the execution of a SYSCALL operation and will not affect execution of your program after returning.

Now, we'll go over some of the fundamental aspects of all modern operating systems.

File Descriptors

One of the most important roles of an operating system is in managing a file structure on the hard drive. There are many, many ways to go about this, so we won't get into the specifics of how that's done. However, one aspect of the file system that is always present is a way for client code to access it. This is accomplished via so-called file descriptors, which are essentially an operating system-specific data structure that will be used to grant access to the file system. To do this, you must first request a file descriptor via system call. It will then provide you with the file descriptor address, which for security reasons is usually an index in an array you don't know the position of and consisting of objects you don't know the structure or size of. From there, you can use that file descriptor index in various other system calls to perform the desired file operations.

That said, there is usually a set number of file descriptors for any given system. If you fail to close a file descriptor, the system will still believe it's in use. Moreover, if you attempt to open a file when there are no unused file descriptors available the request will fail, which on some systems may yield a "null" value (not necessarily zero) to indicate the failure, and on others may cause an exception. In CSX64, execution will terminate with the InsufficientFDs error code. Therefore, you should try to keep the number of files you have open at any given time to a minimum and ensure that you close every file you open.

Managed File Descriptors

A file descriptor opened with <u>sys open</u> is considered "managed" and will be closed upon termination. This is also the case for most modern operating systems; however, incorporating this into your algorithms for file IO is considered extremely bad practice.

Unmanaged File Descriptors

A file descriptor that is provided by external code (e.g. the virtual operating system) may be "unmanaged". Unmanaged files are not closed upon termination, and it is an error to attempt to close them via <u>sys_close</u>. They are unmanaged because their lifetime is under the control of said external code. Although you cannot close them, you may perform any other action on them.

Interactive File Descriptors

A file descriptor may also be "interactive". If the file is interactive, reading past the end of the file will put the processor in the SuspendedRead state, pending more data from some external source. Execution will resume when there is more data to read. For example, this is used by the vanilla console client to accept interactive keyboard input.

File Mode

When opening a file, the file mode specifies how to go about opening the file. The file modes present in CSX64 are listed below:

| File Mode | Value | Description | |
|----------------|-------|---|--|
| Create New | 1 | Creates a new file. Fails if the file already exists. | |
| Create | 2 | Creates a new file if it doesn't exist or opens an existing file and | |
| Create | | truncates it to a length of zero bytes. | |
| Open | 3 | Opens a file that already exists. | |
| Open or Create | 4 | Opens an existing file if it exists or creates a new file. | |
| | | Opens an existing file and truncates it to a length of zero bytes. | |
| Truncate | 5 | Attempting to read from a file opened with this mode results in an error. | |
| Append | 6 | Opens an existing file and immediately seeks to the end. | |

File Access

When opening a file, the file access specifies what the file descriptor will have access to do.

| File Access | Value | Description |
|--------------|-------|-----------------------------------|
| Read | 1 | File is only allowed to read. |
| Write | 2 | File is only allowed to write. |
| Read / Write | 3 | File is allowed to read or write. |

File Seek Origin

Of course, when reading a file, we also need to know where we are in the file. Thus, each file descriptor has an associated position for the read/write cursor. In CSX64 you can get this position with sys tell. You can also set the position via sys seek. However, sys_seek has several seek origins, which change how the position you provide is interpreted. These modes are listed below:

| Seek Origin | Value | Description |
|-------------|-------|--|
| Begin | 0 | Sets the position relative to the beginning of the file. |
| | | Zero is the beginning of the file. |
| | | Higher values indicate higher addresses in the file. |
| Current | 1 | Sets the position relative to the current cursor position. |
| | | Zero is the current position. |
| | | Higher values indicate higher addresses in the file. |
| End | 2 | Sets the position relative to the end of the file. |
| | | Zero is the end of the file. |
| | | Higher values indicate lower addresses in the file. |

System Calls

A system call is made by the <u>SYSCALL</u> operation and is a request for the virtual operating system to take over and perform some specialized task before resuming execution of client code.

By default, the CSX64 system call table offers several low-level utilities such as file access, though extension libraries are free to add more functionalities or even modify or remove existing features.

The default operating system has a system call code be loaded into \$0 prior to executing a SYSCALL operation. Based on the value in \$0, various tasks will be performed. Note that a virtual operating system

is free to do whatever it wants to do. It may modify memory, registers, flags, or even hidden registers that client code doesn't have access to (e.g. the execution pointer).

The default system call table is listed below:

| Name | Code (\$0) | Description |
|-----------|------------|--|
| sys_read | 0 | Reads binary data from a file. |
| | | |
| | | R1 should contain the file descriptor to access. |
| | | R2 should contain the address of the location to store the data. |
| | | R3 should contain the maximum number of bytes to read. |
| | | The number of bytes read will be placed in R0. |
| | | ZF is set if zero bytes were read and cleared otherwise. |
| | | Attempting to read at EOF is not an error, however if the file is interactive, |
| | | the processor will be set to the Suspended Read state pending data from |
| | | an external source (e.g. from the keyboard when using the console client). |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with FDNotInUse if the file descriptor specified is not in use. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_write | 1 | Writes binary data to a file. |
| , – | | , |
| | | R1 should contain the file descriptor to access. |
| | | R2 should contain the address of the data array to write. |
| | | R3 should contain the number of bytes to write. |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with FDNotInUse if the file descriptor specified is not in use. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_open | 2 | Opens or creates a file and ties it to a file descriptor. Files opened with this |
| / | | call are considered "managed" and will be closed upon termination. |
| | | R1 should contain the address of the Unicode string to use as the path. |
| | | R2 should contain the file mode to open with. |
| | | R3 should contain the file access to open with. |
| | | its should contain the me access to open with. |
| | | The file descriptor opened will be placed in R0. |
| | | Fails with <u>FSDisabled</u> if <u>FSF</u> is not set. |
| | | Fails with InsufficientFDs if there are no unused file descriptors. |
| | | Fails with <u>IOFailure</u> if an IO error occurs. |

| Name | Code (\$0) | Description |
|------------|------------|---|
| sys_close | 3 | Flushes and closes a file opened via sys_open. |
| | | |
| | | R1 should contain the file descriptor to close. |
| | | |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with <u>FDNotInUse</u> if the file descriptor specified is not in use. Fails with <u>AccessViolation</u> if attempting to close an unmanaged file. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_flush | 4 | Flushes a file descriptor's data buffer. |
| 3y3_114311 | 7 | riadica a file descriptor a data burier. |
| | | R1 should contain the file descriptor to flush. |
| | | · |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with FDNotInUse if the file descriptor specified is not in use. |
| | | Fails with <u>IOFailure</u> if an IO error occurs. |
| sys_seek | 5 | Moves the current read/write position in the file. |
| | | |
| | | R1 should contain the file descriptor to seek in. |
| | | R2 should contain the address in the file to seek to. |
| | | R3 should contain the seek mode to use. |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with <u>OutorBounds</u> if the file descriptor specified is not in use. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_tell | 6 | Gets the current read/write position in the file. |
| 7,5_55 | | , |
| | | R1 should contain the file descriptor to get the position of. |
| | | |
| | | The current position will be placed in RO. |
| | | |
| | | Fails with OutOfBounds if file descriptor is out of range. |
| | | Fails with FDNotInUse if the file descriptor specified is not in use. |
| | 7 | Fails with <u>IOFailure</u> if an IO error occurs. |
| sys_move | 7 | Moves a file in the file system. |
| | | R1 should contain the address of the Unicode source path. |
| | | R2 should contain the address of the Unicode destination path. |
| | | 112 Should contain the address of the officode destination path. |
| | | Fails with <u>FSDisabled</u> if <u>FSF</u> is not set. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_remove | 8 | Removes a file in the file system. |
| - | | • |
| | | R1 should contain the address of the Unicode path to remove. |
| | | |
| | | Fails with <u>FSDisabled</u> if <u>FSF</u> is not set. |
| | | Fails with <u>IOFailure</u> if an IO error occurs. |

| Name | Code (\$0) | Description |
|-----------|------------|--|
| sys_mkdir | 9 | Creates a new directory in the file system. |
| | | R1 should contain the address of the Unicode path to create. |
| | | Fails with <u>FSDisabled</u> if <u>FSF</u> is not set. |
| | | Fails with <u>IOFailure</u> if an IO error occurs. |
| sys_rmdir | 10 | Removes a directory from the file system. |
| | | R1 should contain the address of the Unicode path to remove. |
| | | Fails with FSDisabled if FSF is not set. |
| | | Fails with IOFailure if an IO error occurs. |
| sys_exit | 11 | Terminates execution with the specified error code. |
| | | |
| | | R1 should contain the error code to report. |

Operations

| Name | Description | | |
|-------------|--|--|--|
| NOP | No operation | | |
| STOP | Stops processor execution | | |
| SYSCALL | Invokes virtual operating system utilities | | |
| MOVcc | Conditional move | | |
| SWAP | Swaps two values | | |
| UX | Unsigned (zero) extend | | |
| SX | Sign extend | | |
| UMUL | Unsigned multiply | | |
| SMUL | Signed multiply | | |
| UDIV | Unsigned divide | | |
| SDIV | Signed divide | | |
| ADD | Add | | |
| SUB | Subtract | | |
| BMUL | Binary multiply | | |
| BUDIV | Binary unsigned divide | | |
| BUMOD | Binary unsigned mod | | |
| BSDIV | Binary signed divide | | |
| BSMOD | Binary signed mod | | |
| SL | Shift left | | |
| SR | Shift right | | |
| SAL | Shift arithmetic left | | |
| SAR | Shift arithmetic right | | |
| <u>RL</u> | Rotate left | | |
| <u>RR</u> | Rotate right | | |
| <u>AND</u> | Bitwise AND | | |
| <u>OR</u> | Bitwise OR | | |
| XOR | Bitwise XOR | | |
| <u>CMP</u> | Compare | | |
| <u>TEST</u> | Test | | |
| <u>INC</u> | Increment | | |
| <u>DEC</u> | Decrement | | |
| <u>NEG</u> | Negate | | |
| <u>NOT</u> | Bitwise not | | |
| ABS | Absolute value | | |
| <u>CMPZ</u> | Compare to zero | | |
| <u>LA</u> | Load address | | |
| <u>Jcc</u> | Conditional jump | | |
| FADD | Floating-point add | | |
| <u>FSUB</u> | Floating-point subtract | | |
| <u>FMUL</u> | Floating-point multiply | | |
| <u>FDIV</u> | Floating-point divide | | |
| FMOD | Floating-point mod | | |
| POW | Floating-point power | | |

| <u>SQRT</u> | Floating-point square root |
|--------------|--|
| <u>EXP</u> | Floating-point exponentiate |
| <u>LN</u> | Floating-point natural log |
| <u>FNEG</u> | Floating-point negate |
| <u>FABS</u> | Floating-point absolute value |
| <u>FCMPZ</u> | Floating-point compare to zero |
| SIN | Floating-point sine |
| COS | Floating-point cosine |
| <u>TAN</u> | Floating-point tangent |
| <u>SINH</u> | Floating-point hyperbolic sine |
| <u>COSH</u> | Floating-point hyperbolic cosine |
| <u>TANH</u> | Floating-point hyperbolic tangent |
| <u>ASIN</u> | Floating-point arcsine |
| <u>ACOS</u> | Floating-point arccosine |
| <u>ATAN</u> | Floating-point arctangent |
| ATAN2 | Floating-point binary arctangent |
| FLOOR | Floating-point floor |
| <u>CEIL</u> | Floating-point ceiling |
| ROUND | Floating-point round |
| TRUNC | Floating-point truncate |
| <u>FCMP</u> | Floating-point compare |
| <u>FTOI</u> | Floating-point to integer |
| <u>ITOF</u> | Integer to floating-point |
| <u>PUSH</u> | Push value onto stack |
| POP | Pop value from stack |
| CALL | Call function |
| RET | Return from function |
| BSWAP | Swap byte order of a value |
| <u>BEXTR</u> | Extract a bitfield |
| BSLI | Isolate the lowest-order set bit |
| BLSMSK | Get a mask containing up to and including the lowest-order set bit |
| BLSR | Clear the lowest-order set bit |
| ANDN | Bitwise and with a negated value |
| <u>GETF</u> | Get the flags register |
| <u>SETF</u> | Set the flags register |
| LOOP | Decrement register and jump if nonzero |
| FX | Floating-point extend |
| SLP | Sleep |
| - | - |

| OP Code | e: | | | | |
|-----------------|--|--|--|--|--|
| | 0 | | | | |
| Descrip | tion: | | | | |
| | Specifies no operation. Usually only used for timing purposes. | | | | |
| Usage: | | | | | |
| | NOP | | | | |
| Flags Affected: | | | | | |
| | None | | | | |
| Format | | | | | |
| | [8: NOP] | | | | |

```
STOP – Stop
OP Code:

1
Description:

Terminates the program and yields to the virtual operating system.
Usage:

STOP
Flags Affected:

None
Format:
```

[8: STOP]

SYSCALL – System Call

OP Code:

2

Description:

Causes program execution to temporarily yield to the <u>virtual operating system</u> for it to perform some specialized process. The results of this operation are thus virtual operating system-specific. If the operating system fails to perform the syscall, this operation generates an <u>Unhandled Syscall error</u>.

This operation is the only way to access potential language extensions such as file IO or internet access.

Usage:

SYSCALL

Flags Affected:

Virtual operating system-dependent

Format:

[8: SYSCALL]

MOVcc – Conditional Move

| Condition | OP Code |
|-----------|---------|-----------|---------|-----------|---------|-----------|---------|
| None | 3 | | | Z | 12 | NZ | 13 |
| Α | 4 | G | 8 | S | 14 | NS | 15 |
| AE | 5 | GE | 9 | Р | 16 | NP | 17 |
| В | 6 | L | 10 | 0 | 18 | NO | 19 |
| BE | 7 | LE | 11 | С | 20 | NC | 21 |

Description:

Conditionally copies a value from some source to a destination.

Does not support memory-to-memory transfers (in accordance with modern processor architectures).

Usage:

```
MOVcc(:size) r, imm/r/m
MOVcc(:size) m, imm/r
```

Flags Affected:

None

```
SWAP - Swap
```

22

Description:

Exchanges two values.

Does not support memory-to-memory transfers.

Usage:

```
SWAP(:size) r, r/m
SWAP(:size) m, r
```

Flags Affected:

None

```
[8: swap] [4: r1][2: size][1:][1: mem]
    mem = 0: [4:][4: r2]
        r1 ← r2
        r2 ← r1
    mem = 1: [address]
        r1 ← M[address]
        M[address] ← r1
```

UX – Unsigned Extend

OP Code:

23

Description:

Zero extends a register to the specified size, truncating the value if converting to a smaller size, or filling the new high bits with 0 if converting to a larger size. Converting to the same size is no-op.

Usage:

```
UX(:to_size) instant imm from_size, r
```

Flags Affected:

None

```
SX – Sign Extend
```

24

Description:

Sign extends a register to the specified size, truncating the value if converting to a smaller size, or filling the new high bits with the sign bit if converting to a larger size. Converting to the same size is no-op.

Usage:

```
SX(:to_size) instant imm from_size, r
```

Flags Affected:

None

UMUL – Unsigned Multiply

OP Code:

25

Description:

Computes the full product of multiplying two unsigned values, which will have a width of twice the operand size. In the case of a 64-bit product, the high bits are stored in R1, while the low bits are stored in R0.

The first value to multiply must already by loaded into R0. The second value however, may be an immediate, register, or memory value.

Due to being forced to use R0 and R1, as well as the fact that the high bits of a product are usually not relevant for most tasks requiring multiplication, BMUL may be a more suitable alternative.

Usage:

```
UMUL(:size) imm/r/m
```

Operation:

```
byte: word R0 \leftarrow byte R0 * byte val word: dword R0 \leftarrow word R0 * word val dword: qword R1:R0 \leftarrow dword R0 * dword val
```

Flags Affected:

OF and CF are both set if the high bits of the product are non-zero, and cleared otherwise.

```
[8: UMUL]         [4: reg][2: size][2: mode]
         mode = 0: [size: imm]
         mode = 1: use reg
         mode = 2: [address]
```

SMUL – Signed Multiply

OP Code:

26

Description:

Computes the full product of multiplying two signed values, which will have a width of twice the operand size. In the case of a 64-bit product, the high bits are stored in R1, while the low bits are stored in R0.

The first value to multiply must already by loaded into R0. The second value however, may be an immediate, register, or memory value.

Due to being forced to use R0 and R1, as well as the fact that the high bits of a product are usually not relevant for most tasks requiring multiplication, BMUL may be a more suitable alternative.

Usage:

```
SMUL(:size) imm/r/m
```

Operation:

```
byte: word R0 ← byte R0 * byte val word: dword R0 ← word R0 * word val dword: qword R1:R0 ← qword R0 * qword val
```

Flags Affected:

OF and CF are both set if there are significant bits in the high portion of the product (i.e. truncation yields a different value), and cleared otherwise.

SF is set if the resulting value is negative (i.e. the highest bit of the result is set).

UDIV – Unsigned Divide

OP Code:

27

Description:

Computes the full quotient and remainder of the division of two unsigned values. The numerator has twice the width of the operand size, and must already be loaded into R0 (with the high bits in R1 in the case of qword division). The denominator however, may be an immediate, register, or memory value.

Dividing by zero or producing a quotient that cannot be stored in the operand register produces an arithmetic error.

Due to having to use RO and R1, as well as the fact that you usually don't need both the quotient and the remainder of a division, <u>BUDIV</u> or <u>BUMOD</u> may be a more suitable alternative.

Usage:

```
UDIV(:size) imm/r/m
```

Operation:

```
byte: word R0 / byte val
    byte R0 ← quotient , byte R1 ← remainder
word: dword R0 / word val
    word R0 ← quotient , word R1 ← remainder
dword: qword R0 / dword val
    dword R0 ← quotient , dword R1 ← remainder
qword: dqword R1:R0 / qword val
    qword R0 ← quotient , qword R1 ← remainder
```

Flags Affected:

CF is set if the resulting remainder is nonzero, and cleared otherwise.

```
[8: UDIV]         [4: reg][2: size][2: mode]
        mode = 0: [size: imm]
        mode = 1: use reg
        mode = 2: [address]
```

SDIV – Signed Divide

OP Code:

28

Description:

Computes the full quotient and remainder of the division of two signed values. The numerator has twice the width of the operand size and must already be loaded into R0 (with the high bits in R1 in the case of 64-bit division). The denominator however, may be an immediate, register, or memory value.

Dividing by zero or producing a quotient that cannot be stored in the operand register produces an arithmetic error.

Due to having to use RO and R1, as well as the fact that you usually don't need both the quotient and the remainder of a division, <u>BSDIV</u> or <u>BSMOD</u> may be a more suitable alternative.

If the numerator or denominator is negative, the remainder is platform-dependent.

Usage:

```
SDIV(:size) imm/r/m
```

Operation:

```
byte: word R0 / byte val
    byte R0 ← quotient , byte R1 ← remainder
word: dword R0 / word val
    word R0 ← quotient , word R1 ← remainder
dword: qword R0 / dword val
    dword R0 ← quotient , dword R1 ← remainder
qword: dqword R1:R0 / qword val
    qword R0 ← quotient , qword R1 ← remainder
```

Flags Affected:

CF is set if the resulting remainder is nonzero, and cleared otherwise.

SF is set if the resulting quotient is negative (i.e. highest bit of quotient is set), and cleared otherwise.

ADD – Add

OP Code:

29

Description:

Adds the source (second argument) to the destination (first argument).

Usage:

```
ADD(:size) r, imm/r/m
ADD(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

CF is set if the addition caused a carry out from the high bit, and cleared otherwise.

OF is set if the addition resulted in arithmetic under/overflow, and cleared otherwise.

SUB – Subtract

OP Code:

30

Description:

Subtracts the source (second argument) from the destination (first argument).

SUB can and should be used in place of <a>CMP if the result is needed.

Usage:

```
SUB(:size) r, imm/r/m
SUB(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

CF is set if the addition caused a borrow from the high bit, and cleared otherwise.

OF is set if the addition resulted in arithmetic under/overflow, and cleared otherwise.

```
[8: SUB] [4: dest][2: size][2: mode]
    mode = 0: [size: imm]
        dest ← dest - imm

    mode = 1: [address]
        dest ← dest - M[address]

    mode = 2: [3:][1: mode2][4: src]
        mode2 = 0:
        dest ← dest - src
        mode2 = 1: [address]
        M[address] ← M[address] - src

    mode = 3: [size: imm] [address]
        M[address] ← M[address] - imm
```

BMUL – Binary Multiply

OP Code:

31

Description:

Computes the multiplication of two signed or unsigned integers, keeping only the low half of the result. If the full double-width product is needed, <u>UMUL</u> or <u>SMUL</u> can be used instead.

Multiplies the destination (first argument) by the source (second argument).

Usage:

```
BMUL(:size) r, imm/r/m
BMUL(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

BUDIV - Binary Unsigned Divide

OP Code:

32

Description:

Computes the quotient of division of two unsigned integers. If the division of a double-width value is needed, <u>UDIV</u> can be used instead.

Divides the destination (first argument) by the source (second argument).

Causes an <u>arithmetic error</u> on division by zero.

Usage:

```
BUDIV(:size) r, imm/r/m
BUDIV(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: BUDIV] [4: dest][2: size][2: mode]
  mode = 0: [size: imm]
      dest ← quotient dest / imm

mode = 1: [address]
  dest ← quotient dest / M[address]

mode = 2: [3:][1: mode2][4: src]
  mode2 = 0:
      dest ← quotient dest / src
  mode2 = 1: [address]
      M[address] ← quotient M[address] / src

mode = 3: [size: imm] [address]
  M[address] ← quotient M[address] / imm
```

BUMOD – Binary Unsigned Modulus

OP Code:

33

Description:

Computes the remainder of division of two unsigned integers. If the division of a double-width value is needed, UDIV can be used instead.

Divides the destination (first argument) by the source (second argument) and takes the remainder.

Causes an <u>arithmetic error</u> on division by zero.

Usage:

```
BUMOD(:size) r, imm/r/m
BUMOD(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: BUMOD] [4: dest][2: size][2: mode]
  mode = 0: [size: imm]
        dest ← remainder dest / imm

mode = 1: [address]
        dest ← remainder dest / M[address]

mode = 2: [3:][1: mode2][4: src]
        mode2 = 0:
        dest ← remainder dest / src
        mode2 = 1: [address]
        M[address] ← remainder M[address] / src

mode = 3: [size: imm] [address]
        M[address] ← remainder M[address] / imm
```

BSDIV – Binary Signed Divide

OP Code:

34

Description:

Computes the quotient of division of two signed integers. If the division of a double-width value is needed, <u>SDIV</u> can be used instead.

Divides the destination (first argument) by the source (second argument).

Causes an <u>arithmetic error</u> on division by zero.

Usage:

```
BSDIV(:size) r, imm/r/m
BSDIV(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: BSDIV] [4: dest][2: size][2: mode]
  mode = 0: [size: imm]
      dest ← quotient dest / imm

mode = 1: [address]
  dest ← quotient dest / M[address]

mode = 2: [3:][1: mode2][4: src]
  mode2 = 0:
      dest ← quotient dest / src
  mode2 = 1: [address]
      M[address] ← quotient M[address] / src

mode = 3: [size: imm] [address]
      M[address] ← quotient M[address] / imm
```

BSMOD – Binary Signed Modulus

OP Code:

35

Description:

Computes the remainder of division of two signed integers. If the division of a double-width value is needed, SDIV can be used instead.

Divides the destination (first argument) by the source (second argument) and takes the remainder.

Causes an <u>arithmetic error</u> on division by zero.

If the destination or source is negative, the result is platform-dependent (though taking the remainder of negative numbers is virtually never needed).

Usage:

```
BSMOD(:size) r, imm/r/m
BSMOD(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: BSMOD] [4: dest][2: size][2: mode]
  mode = 0: [size: imm]
      dest ← remainder dest / imm

mode = 1: [address]
  dest ← remainder dest / M[address]

mode = 2: [3:][1: mode2][4: src]
  mode2 = 0:
      dest ← remainder dest / src
  mode2 = 1: [address]
      M[address] ← remainder M[address] / src

mode = 3: [size: imm] [address]
      M[address] ← remainder M[address] / imm
```

SL – Shift Left

OP Code:

36

Description:

Shifts the destination (first argument) to the left by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

Vacated bits are filled with 0.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
SL(:size) r, imm/r/m 8
SL(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

SR - Shift Right

OP Code:

37

Description:

Shifts the destination (first argument) to the right by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

Vacated bits are filled with 0.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
SR(:size) r, imm/r/m 8
SR(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: SR] [4: dest][2: size][2: mode]
  mode = 0: [8: imm]
      dest ← dest >> imm

  mode = 1: [address]
      dest ← dest >> (8) M[address]

  mode = 2: [3:][1: mode2][4: src]
      mode2 = 0:
            dest ← dest >> (8) src
      mode2 = 1: [address]
            M[address] ← M[address] >> (8) src

  mode = 3: [8: imm] [address]
      M[address] ← M[address] >> imm
```

SAL – Shift Arithmetic Left

OP Code:

38

Description:

Shifts the destination (first argument) to the left by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

Vacated bits are filled with 0.

This operation is identical to a logical left shift but is a distinct operation to specify intent.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
SAL(:size) r, imm/r/m 8
SAL(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: SAL]  [4: dest][2: size][2: mode]
  mode = 0: [8: imm]
      dest ← dest << imm

  mode = 1: [address]
      dest ← dest << (8)M[address]

  mode = 2: [3:][1: mode2][4: src]
      mode2 = 0:
      dest ← dest << (8)src
      mode2 = 1: [address]
      M[address] ← M[address] << (8)src

  mode = 3: [8: imm]      [address]
      M[address] ← M[address] << imm</pre>
```

SAR – Shift Arithmetic Right

OP Code:

39

Description:

Shifts the destination (first argument) to the right by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

Vacated bits are filled with the sign bit.

For non-negative numbers, this operation is equivalent to a logical right shift.

Due to vacated bits being filled in with the sign bit, negative numbers will never reach zero by any amount of arithmetic right shifting.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
SAR(:size) r, imm/r/m 8
SAR(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

RL – Rotate Left

OP Code:

40

Description:

Rotates the destination (first argument) to the left by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
RL(:size) r, imm/r/m 8
RL(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

RR – Rotate Right

OP Code:

41

Description:

Rotates the destination (first argument) to the right by source (second argument) bits.

Shifting an n-bit value is performed in modulo-n.

The amount to shift by is given by an 8-bit unsigned integer, but because CSX64 is little-endian, higher-width values from memory may also be used without having to modify the address.

Usage:

```
RR(:size) r, imm/r/m 8
RR(:size) m, imm/r 8
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

AND – Bitwise And

OP Code:

42

Description:

ANDs the destination (first argument) with the source (second argument).

AND can and should be used in place of <u>TEST</u> if the result is needed.

Usage:

```
AND(:size) r, imm/r/m
AND(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

OR – Bitwise Or

OP Code:

43

Description:

ORs the destination (first argument) with the source (second argument).

Usage:

```
OR(:size) r, imm/r/m
OR(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: OR] [4: dest][2: size][2: mode]
    mode = 0: [size: imm]
        dest ← dest | imm

    mode = 1: [address]
        dest ← dest | M[address]

    mode = 2: [3:][1: mode2][4: src]
        mode2 = 0:
        dest ← dest | src
        mode2 = 1: [address]
        M[address] ← M[address] | src

    mode = 3: [size: imm] [address]
        M[address] ← M[address] | imm
```

XOR – Bitwise Exclusive Or

OP Code:

44

Description:

XORs the destination (first argument) with the source (second argument).

Usage:

```
XOR(:size) r, imm/r/m
XOR(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
[8: XOR] [4: dest][2: size][2: mode]
    mode = 0: [size: imm]
        dest ← dest ^ imm

mode = 1: [address]
        dest ← dest ^ M[address]

mode = 2: [3:][1: mode2][4: src]
        mode2 = 0:
        dest ← dest ^ src
        mode2 = 1: [address]
        M[address] ← M[address] ^ src

mode = 3: [size: imm] [address]
        M[address] ← M[address] ^ imm
```

CMP – Compare

OP Code:

45

Description:

After this operation, the flags are set in such a way as to satisfy <u>compound conditionals</u>, where the destination is the left operand and the source is the right operand.

This operation is identical to <u>SUB</u>, but the result is discarded.

SUB can and should be used in place of CMP if the result is needed.

Usage:

```
CMP(:size) r, imm/r/m
CMP(:size) m, imm/r
```

Flags Affected:

As SUB

Format:

As SUB

```
TEST – Logical Test
```

46

Description:

As AND, but the result is discarded.

AND can and should be used in place of TEST if the result is needed.

Usage:

```
TEST(:size) r, imm/r/m
TEST(:size) m, imm/r
```

Flags Affected:

As AND

Format:

As AND

```
INC – Increment
```

47

Description:

Equivalent to using ADD with a value of 1.

Usage:

```
INC(:size) r/m
```

Flags Affected:

Equivalent to using ADD with a value of 1.

```
DEC – Decrement
```

48

Description:

Equivalent to using <u>SUB</u> with a value of 1.

Usage:

```
DEC(:size) r/m
```

Flags Affected:

Equivalent to using SUB with a value of 1.

NEG – Negate

OP Code:

49

Description:

Negates the destination.

Usage:

```
NEG(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

NOT – Bitwise Not

OP Code:

50

Description:

NOTs the destination.

Usage:

```
NOT(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

ABS – Absolute Value

OP Code:

51

Description:

If the destination is negative, the destination is negated. Otherwise no-op.

Because 2's complement always contains exactly one negative number that cannot be expressed as a positive number, the result of this operation may be negative. For more information, see Signed Integers. SF can be used to test for this occurrence.

Usage:

```
ABS(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

```
CMPZ – Compare Zero
```

52

Description:

Equivalent to using **CMP** with a value of zero.

Usage:

```
CMPZ(:size) r/m
```

Flags Affected:

Equivalent to using CMP with a value of zero.

LA – Load Address

OP Code:

53

Description:

Assigns to destination (first argument) a memory address (second argument).

Because of the <u>memory address format</u>, this operation is capable of adding an immediate and two registers together simultaneously, where one register may be negative, and both may be multiplied by small powers of 2. This makes LA a powerful tool for computing integral arithmetic.

```
Usage:
```

LA m

Flags Affected:

None.

```
[8: LA] [4:][4: dest] [address]
dest ← address
```

Jcc – Conditional Jump

| Condition | OP Code |
|-----------|---------|-----------|---------|-----------|---------|-----------|---------|
| None | 54 | | | Z | 63 | NZ | 64 |
| Α | 55 | G | 59 | S | 65 | NS | 66 |
| AE | 56 | GE | 60 | Р | 67 | NP | 68 |
| В | 57 | L | 61 | 0 | 69 | NO | 70 |
| BE | 58 | LE | 62 | С | 71 | NC | 72 |

Description:

Conditionally jumps execution to the provided address.

These operations form the basis of all conditional branching.

Usage:

Jcc m

Flags Affected:

None.

Format:

[8: Jcc] [address]
 if condition:
 jmp address

FADD - Floating-Point Add

OP Code:

73

Description:

Adds the source (second argument) to the destination (first argument).

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FADD(:size) r, imm/r/m
FADD(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FSUB - Floating-Point Subtract

OP Code:

74

Description:

Subtracts the source (second argument) from the destination (first argument).

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FSUB(:size) r, imm/r/m
FSUB(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FMUL – Floating-Point Multiply

OP Code:

75

Description:

Multiplies the destination (first argument) by the source (second argument).

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FMUL(:size) r, imm/r/m
FMUL(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FDIV - Floating-Point Divide

OP Code:

76

Description:

Divides the destination (first argument) by the source (second argument).

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FDIV(:size) r, imm/r/m
FDIV(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FMOD – Floating-Point Modulus

OP Code:

77

Description:

Divides the destination (first argument) by the source (second argument) and takes the remainder.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

If the destination or source is negative, the result is platform-dependent (though taking the remainder of negative numbers is virtually never needed).

Usage:

```
FMOD(:size) r, imm/r/m
FMOD(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

```
[8: FMOD] [4: dest][2: size][2: mode]
  mode = 0: [size: imm]
      dest ← remainder dest / imm

mode = 1: [address]
  dest ← remainder dest / M[address]

mode = 2: [3:][1: mode2][4: src]
  mode2 = 0:
      dest ← remainder dest / src
  mode2 = 1: [address]
      M[address] ← remainder M[address] / src

mode = 3: [size: imm] [address]
  M[address] ← remainder M[address] / imm
```

FPOW - Floating-Point Power

OP Code:

78

Description:

Computes a floating-point value raised to the power of another floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FPOW(:size) r, imm/r/m
FPOW(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FSQRT – Floating-Point Square Root

OP Code:

79

Description:

Computes the square root of a floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FSQRT(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FEXP — Floating-Point Exponentiate

OP Code:

80

Description:

Computes e raised to a floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FEXP(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FLN – Floating-Point Natural Logarithm

OP Code:

81

Description:

Computes the natural logarithm (base e) of a floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FLN(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FNEG – Floating-Point Negate

OP Code:

82

Description:

Computes the negative of a floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FNEG(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FABS - Floating-Point Absolute Value

OP Code:

83

Description:

Computes the absolute value of a floating-point value.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FABS(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FCMPZ – Floating-Point Compare Zero

OP Code:

84

Description:

Equivalent to using <u>FCMP</u> with a floating-point value of zero.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FCMPZ(:size) r/m
```

Flags Affected:

Equivalent to using FCMP with a floating-point value of zero.

```
[8: FCMPZ]   [4: dest][2: size][1:][1: mem]
    mem = 0:
        fcmp dest, 0.0
    mem = 1: [address]
        fcmp M[address], 0.0
```

FSIN – Floating-Point Sine

OP Code:

85

Description:

Computes the sine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FSIN(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FCOS – Floating-Point Cosine

OP Code:

86

Description:

Computes the cosine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FCOS(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FTAN – Floating-Point Tangent

OP Code:

87

Description:

Computes the tangent of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FTAN(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FSINH – Floating-Point Hyperbolic Sine

OP Code:

88

Description:

Computes the hyperbolic sine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FSINH(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FCOSH - Floating-Point Hyperbolic Cosine

OP Code:

89

Description:

Computes the hyperbolic cosine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FCOSH(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FTANH – Floating-Point Hyperbolic Tangent

OP Code:

90

Description:

Computes the hyperbolic tangent of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FTANH(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FASIN – Floating-Point Arcsine

OP Code:

91

Description:

Computes the inverse sine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FASIN(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FACOS – Floating-Point Arccosine

OP Code:

92

Description:

Computes the inverse cosine of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FACOS(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FATAN – Floating-Point Arctangent

OP Code:

93

Description:

Computes the inverse tangent of a floating-point value.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FATAN(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FATAN2 – Floating-Point Binary Arctangent

OP Code:

94

Description:

Computes the arctangent of two floating point values, where y = dest and x = val.

Angles are in radians.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FATAN2(:size) r, imm/r/m
FATAN2(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FLOOR - Floor

OP Code:

95

Description:

Computes the floor of a floating-point value.

Result is still floating point.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FLOOR(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

CEIL - Ceiling

OP Code:

96

Description:

Computes the ceiling of a floating-point value.

Result is still floating point.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
CEIL(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

ROUND - Round

OP Code:

97

Description:

Computes the result of rounding a floating-point value to the nearest integer.

Result is still floating point.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
ROUND(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

TRUNC - Truncate

OP Code:

98

Description:

Rounds a floating-point value towards zero by removing the fractional portion.

Result is still floating point.

May produce special values based on inputs. Refer to <u>64-bit Floating-Point Numbers</u> for more information.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
TRUNC(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative, and cleared otherwise.

OF is cleared.

CF is set if the result is positive or negative infinity, and cleared otherwise.

PF is set if the result is NaN, and cleared otherwise.

FCMP – Floating-Point Compare

OP Code:

99

Description:

As <u>FSUB</u>, but the result is discarded.

The flags are set in such a way that signed conditionals correctly compare the result to zero.

Usage:

```
FCMP(:size) r, imm/r/m
FCMP(:size) m, imm/r
```

Flags Affected:

As FSUB.

Format:

As FSUB.

FTOI – Floating-Point to Integer

OP Code:

100

Description:

Converts a floating-point value into a signed integer via truncation.

Result is integral.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

If the floating-point value cannot be represented as a signed integer of the specified width after truncation (which includes large-magnitude numbers, both infinities, and all NaN values), the result is 10...0 in binary (i.e. the minimum value for a signed integer of that width). Thus, the result of FTOI can be compared to this value to test for a conversion failure (except in the single case where the conversion would correctly yield this value, though this chance is insignificant for most applications.

Usage:

```
FTOI(:size) r/m
```

Flags Affected:

None

ITOF — Integer to Floating-Point

OP Code:

101

Description:

Converts a signed integer value into a floating-point value.

Result is floating-point.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

Usage:

```
ITOF(:size) r/m
```

Flags Affected:

None

```
[8: ITOF] [4: dest][2: size][1:][1: mem]
    mem = 0:
         dest ← float(dest)
    mem = 1: [address]
         M[address] ← float(M[address])
```

```
PUSH – Push
```

OP Code:

102

Description:

Pushes a size byte value onto the stack.

Usage:

```
PUSH(:size) imm/r
```

Flags Affected:

None

```
[8: PUSH] [4: src][2: size][1:][1: reg]
    reg = 0: [size: imm]
        push imm
    reg = 1:
        push src
```

```
POP - Pop
OP Code:

103

Description:

Removes a size byte value from the stack.

Usage:

POP (:size) r

Flags Affected:

None.

Format:

[8: POP] [4: dest][2: size][2:]

pop value
```

 $\texttt{dest} \; \boldsymbol{\leftarrow} \; \texttt{value}$

```
CALL - Call
```

OP Code:

104

Description:

Pushes the 64-bit address of the next instruction onto the stack and jumps execution to the specified address.

Usage:

CALL m

Flags Affected:

None.

Format:

[8: CALL] [address]
 push next ins address
 jmp address

```
RET - Return

OP Code:

105

Description:

Removes a 64-bit value from the stack and jumps to that address.

Usage:

RET

Flags Affected:

None.

Format:

[8: RET]

pop address
```

jmp address

```
BSWAP – Byte Swap
```

OP Code:

106

Description:

Reverses the byte order of the specified register, effectively translating between big/little endian. Using this operation on an 8-bit register is no-op.

Usage:

```
BSWAP(:size) r/m
```

Flags Affected:

None.

```
[8: BSWAP] [4: dest][2: size][1:][1: mem]
    mem = 0:
        dest ← reverse(dest)
    mem = 1: [address]
        M[address] ← reverse(M[address])
```

BEXTR - Bitfield Extract

OP Code:

107

Description:

Extracts a contiguous series of bits from a value. The <code>size</code> parameter determines the size of the bitfield source. The bitfield extracted is determined by an additional 16-bit argument, where the high 8 bits determine the position of the lowest bit of the bitfield (zero being the low bit of the source), and the low 8 bits determine the length (in bits) of the bitfield.

Both the position and the size of the bitfield are performed in modulo-n, where n is the size of the source (in bits).

Attempting to extract bits beyond the size of the source is not an error, and the overflowing section is ignored.

Usage:

```
BEXTR(:size) r, imm/r/m
BEXTR(:size) m, imm/r
```

Flags Affected:

None.

BLSI – Binary Lowest-Set Isolate

OP Code:

108

Description:

Isolates the lowest-order set bit, leaving it in its current position. All other bits are cleared. If the source contains no set bits, the result is zero.

Usage:

```
BLSI(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

BLSMSK – Binary Lowest-Set Mask

OP Code:

109

Description:

Extracts a bitmask containing only the low-order bits up to and including the lowest-set bit. If the source is zero (i.e. no set bits), the result is all 1's.

Usage:

```
BLSMSK(:size) r/m
```

Flags Affected:

None.

BLSR – Binary Lowest-Set Reset

OP Code:

110

Description:

Clears the lowest-order set bit of the source. If source contains no set bits, the result is zero.

Usage:

```
BLSR(:size) r/m
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

ANDN - Bitwise And Not

OP Code:

111

Description:

Computes the bitwise and of two unsigned integers, with the second being inverted before use.

Usage:

```
ANDN(:size) r, imm/r/m
ANDN(:size) m, imm/r
```

Flags Affected:

ZF is set if the result is zero, and cleared otherwise.

SF is set if the result is negative (high bit set), and cleared otherwise.

PF is set if the result has even parity in the low 8 bits, and cleared otherwise.

dest ← flags

```
SETF – Set Flags
```

OP Code:

113

Description:

Loads the flags register from the specified 64-bit register. Only the <u>public flags</u> will be modified by this operation.

Usage:

SETF r

Flags Affected:

None

```
[8: SETF] [4:][4: src]
flags ← src
```

```
LOOP - Loop
```

OP Code:

114

Description:

Decrements the specified register (by 1, 2, 4, or 8) and jumps to the provided address if the result is non-zero. Used for simple count-based iteration.

Usage:

```
LOOP(:size) r, m, (imm size step)
```

Flags Affected:

None.

```
[8: LOOP] [4: reg][2: size][2: size_step] [address]
    reg ← reg - size(size_step)
    if reg != 0:
        jmp address
```

```
FX – Floating-Point Extend
```

OP Code:

115

Description:

Extends (or contracts) a floating-point value.

Specifying sizes other than 64 or 32 bits results in an <u>Undefined Behavior Error</u>.

Usage:

```
FX(:to_size) imm from_size, r
```

Flags Affected:

None.

```
[8: FX] [4: reg][2: from_size][2: to_size]
(to_size) reg ← floating extend (from_size) reg
```

SLP - Sleep

OP Code:

116

Description:

Causes the processor to enter a sleep mode, which in real processors dramatically cuts power usage and thus heat production. SLEEP takes an unsigned integer and skips that many operation cycles as no-op.

Usage:

```
SLP(:size) imm/r/m
```

Flags Affected:

None

```
[8: SLP] [4: reg][2: size][2: mode]
    mode = 0: [size: imm]
    mode = 1: use reg
    mode = 2: [address]
```

Appendix

Converting Binary Integers

Because all modern computing is built upon the foundation of binary integers, you'll need to know how to encode them for the processor to understand. Whereas decimal is base 10 (and each digit position is 10 times bigger than the last), binary is base 2 (and each digit position is 2 times bigger than the last):

| Decimal | | | Binary | | | | |
|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|
| 10 ³ | 10 ² | 10 ¹ | 10 ⁰ | 2 ³ | 2 ² | 2 ¹ | 2 ⁰ |
| 1000 | 100 | 10 | 1 | 8 | 4 | 2 | 1 |

To get the value of a decimal number, you take each digit and multiply by its weight (position), then add them together.

| | 4107 ₁₀ | | 10112 | | |
|-------|--------------------|----------------|-------|--------|----------------|
| Digit | Weight | Digit * Weight | Digit | Weight | Digit * Weight |
| 4 | 1000 | 4000 | 1 | 8 | 8 |
| 1 | 100 | 100 | 0 | 4 | 0 |
| 0 | 10 | 0 | 1 | 2 | 2 |
| 7 | 1 | 7 | 1 | 1 | 1 |
| | | Sum: 4107 | | | Sum: 11 |

So now you can turn a binary number into decimal. A neat trick, but if you really want to get into the nitty-gritty of computers, you'll need to be able to do the reverse (and get pretty fast at it). An easy method to do this is to divide by 2 and take the remainder, which will always be either a 0 or a 1. These remainders, when read backwards, will be the binary value:

| | 753 ₁₀ | | 172 ₁₀ | | | |
|---------|--------------------------|---------------------------|-------------------|----------|------------------------|--|
| Value | Quotient | Remainder | Value | Quotient | Remainder | |
| 753 / 2 | 376 | 1 | 172 / 2 | 86 | 0 | |
| 376 / 2 | 188 | 0 | 86 / 2 | 43 | 0 | |
| 188 / 2 | 94 | 0 | 43 / 2 | 21 | 1 | |
| 94 / 2 | 47 | 0 | 21 / 2 | 10 | 1 | |
| 47 / 2 | 23 | 1 | 10 / 2 | 5 | 0 | |
| 23 / 2 | 11 | 1 | 5/2 | 2 | 1 | |
| 11/2 | 5 | 1 | 2/2 | 1 | 0 | |
| 5/2 | 2 | 1 | 1/2 | 0 | 1 | |
| 2/2 | 1 | 0 | | | | |
| 1/2 | 0 | 1 | | | | |
| | Result: | 10 1111 0001 ₂ | | Result: | 1010 1100 ₂ | |

Alternatively, you could subtract powers of 2, keeping track of which ones fit. The moral of the story is practice, practice, practice. Knowing your powers of 2 is absolutely essential, especially in machine language and assembly.

Proof of 2's Complement

The seemingly magical properties of 2's complement can be a bit hard to understand at first. For instance, why would signed and unsigned addition and subtraction be the same when using 2's complement to represent signed integers? What genius madman, in a fevered binary dream of passion decided to apply bitwise not and incrementation?

Well, you'll be happy to know that this property of working the same for both signed and unsigned addition (and subtraction, since that's the same thing as adding a negative and we're deriving a scheme for taking the negative) was actually the whole idea. Indeed, 2's complement was defined to work with unsigned addition (and subtraction). It was no happy coincidence. Observe:

| v + -v = 0 | We begin with a simple question: v + what = 0 under unsigned addition | |
|-------------------------------------|---|--|
| $v + \sim v + 1 = 0$ | Well, v + ~v would be all 1's, and adding 1 would | |
| | overflow back to 0 | |
| $v + -v = v + \sim v + 1$ | Since these both equal 0, we can equate them | |
| $v + -v + -v = v + \sim v + 1 + -v$ | We can then add $-v$ to both sides | |
| $-v = \sim v + 1$ | From the first equation: $v + -v = 0$, and we have | |
| V V I I | our answer: $-v = v + 1$ | |

Consider this the computer science equivalent of being told there is no Santa Claus. It was algebra all along.

The Heap

In some cases, it is necessary to create a new variable in memory that will outlast its position in the stack. For instance, you may need a function to allocate memory to represent a customer. Now, with only a standard stack this is an impossible task. If the function creates the variable on the stack, pushing and popping will destroy it. If it puts in in static variables or a pre-allocated array, there can only be as many as you created "slots" to put them in. But what if you don't know how many "slots" to make?

This is the question that is answered by what's known as dynamic memory allocation. Essentially, we create some pool of memory that can be allocated as needed, typically by a function call. The important thing is that the memory is not in static variables or on the stack. It is somewhere else: the heap. Typically, any modern language would provide a library function to do this, but you can absolutely make your own (potentially specialized) algorithm to do this.

Historically (and carried into modern systems), the heap begins just after the program segment and grows upwards similarly to a stack. This means that the stack and heap are on opposite sides of address space and grow towards one another. This means that either one of them can grow to fill potentially all of the provided space, so long as they don't cross one another.

Encoding IEEE 754 64-bit Floating-Point Values