Skip to content

Issues: ericsonj/verilog-format

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort

Issues list

Could it support systemverilog?
#36 opened Apr 8, 2024 by wuch10
It dosen't work totally
#33 opened Apr 22, 2023 by cannotgetaname
grammar file
#23 opened Jul 20, 2022 by quantrpeter
Odd formatting for end else begin
#22 opened Jan 3, 2022 by Suhail
pipeline
#19 opened Oct 14, 2021 by quantrpeter
/bin folder should be updated
#18 opened Jul 16, 2021 by HuaHuaY
if statement without end
#15 opened Jan 8, 2021 by camrbuss
Chinese Encoding / Decoding Bug
#14 opened Nov 25, 2020 by z0gSh1u
case bug with parameter
#8 opened May 21, 2019 by YunKaiSu
Feature: align instance brackets
#7 opened Apr 16, 2019 by kdurant
Why doesn' it work ?
#6 opened Apr 12, 2019 by bmVisionEE
begin end bug
#5 opened Apr 6, 2019 by wangzhankun
always block format
#4 opened Apr 6, 2019 by wangzhankun
indentation in module with tasks
#3 opened Mar 29, 2019 by kazarynau
ProTip! Adding no:label will show everything without a label.