Skip to content

v0.11.0-esp32-20221026

Compare
Choose a tag to compare
@gerekon gerekon released this 27 Oct 17:51
· 1144 commits to master since this release

Features:

  • esp: Adds reset cause printing. Now message with reset cause for every core of the chip is printed in a numerical and human-readable format.
  • esp/xtensa: Adds exception cause printing. Now message with the exception cause for Xtensa chips is printed in a numerical and human-readable format.
  • esp32c2: Adds flash encryption support.
  • rtos/nuttx: Adds ESP32-C3 support.
  • rtos/nuttx: Adds ESP32-S2 support.
  • rtos/nuttx: Adds ESP32-S3 support.
  • Releases binaries with remote bitbang support enabled.

Bug fixes:

  • Workarounds problem reported again in espressif/esp-idf#8065 (comment) by retrying memory read on failure. That problem led to "Step into" instead of "Step over" and other weird stuff like seemingly corrupting the stack during debugging.
  • esp/xtensa: Allows reading internal ROM by default. This bug led to memory read errors when GDB tried to unwind backtraces containing ROM functions.
  • esp/xtensa: Fixes data corruption on the first variable read. In some cases, this bug led to the reading of garbage data from memory.
  • esp_usb_jtag: Sanity check to prevent possible buffer overflow at the output buffer
  • esp/riscv: Filters out target halts caused normal debugging activities. This bug led to the message with exception reason printed on any target halt including those caused by normal debugging activities: breakpoints, stepping, manual program interruption by the user, etc.
  • esp/riscv: Fixes watchpoints reconfiguration from target. This bug led to "HW watchpoints slots leaks" when the target program set/re-configured the watchpoint with the same ID several times.

Other:

  • esp/xtensa: Rebased code base onto upstream Cadence generic Xtensa target implementation.
  • Synchronized with upstream changes.
  • Refactored for upstreaming patches.