Skip to content
View favioacostad's full-sized avatar

Block or report favioacostad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SPI_IP_Core SPI_IP_Core Public

    Synchronous communication protocol SPI for FPGA

    Verilog 2 1

  2. favioacostad favioacostad Public

  3. UART_IP_Core UART_IP_Core Public

    Asynchronous communication protocol SPI for FPGA

    Jupyter Notebook